-
公开(公告)号：US20230377086A1
公开(公告)日：2023-11-23
申请号：US18080592
申请日：2022-12-13
发明人： Michael John Livesley , Ruijin Wu
摘要： A technique for rendering is provided. The technique includes for a set of primitives processed in a coarse binning pass, outputting early draw data to an early draw buffer; while processing the set of primitives in the coarse binning pass, processing the early draw data in a fine binning pass; and processing remaining primitives of the set of primitives in the fine binning pass.
-
公开(公告)号：US11507527B2
公开(公告)日：2022-11-22
申请号：US16585452
申请日：2019-09-27
发明人： Skyler J. Saleh , Ruijin Wu
IPC分类号： G06F13/40 , G06T1/20 , G06F12/0815
摘要： A chiplet system includes a central processing unit (CPU) communicably coupled to a first GPU chiplet of a GPU chiplet array. The GPU chiplet array includes the first GPU chiplet communicably coupled to the CPU via a bus and a second GPU chiplet communicably coupled to the first GPU chiplet via an active bridge chiplet. The active bridge chiplet is an active silicon die that bridges GPU chiplets and allows partitioning of systems-on-a-chip (SoC) functionality into smaller functional chiplet groupings.
-
公开(公告)号：US11232622B2
公开(公告)日：2022-01-25
申请号：US16698624
申请日：2019-11-27
发明人： Skyler J. Saleh , Ruijin Wu
摘要： An apparatus includes a command buffer configured to temporarily store commands. The apparatus also includes processing units disposed at a substrate. The processing units are configured to access a plurality of copies of a command from the command buffer. The processing units include first processing units (such as fixed function hardware blocks) to perform geometry operations indicated by the command on a set of primitives. The geometry operations are performed concurrently by the first processing units. The processing units also include second processing units (such as shaders) to process mutually exclusive sets of pixels generated by rasterizing the set of primitives. The apparatus also includes a cache to temporarily store the pixels after shading by the shaders. The processing units stop or interrupt processing commands in response to detecting a synchronization point and resume processing the commands in response to all the processing units completing commands before synchronization point.
-
公开(公告)号：US20220012933A1
公开(公告)日：2022-01-13
申请号：US17483678
申请日：2021-09-23
发明人： Skyler Jonathon Saleh , Vineet Goel , Pazhani Pillai , Ruijin Wu , Christopher J. Brennan , Andrew S. Pomianowski
摘要： Techniques for performing shader operations are provided. The techniques include, performing pixel shading at a shading rate defined by pixel shader variable rate shading (“VRS”) data, and updating the pixel VRS data that indicates one or more shading rates for one or more tiles based on whether the tiles of the one or more tiles include triangle edges or do not include triangle edges, to generate updated VRS data.
-
公开(公告)号：US20210398325A1
公开(公告)日：2021-12-23
申请号：US17187625
申请日：2021-02-26
发明人： Kiia Kallio , Mika Tuomi , Ruijin Wu , Anirudh R. Acharya
摘要： Methods, devices, and systems for compressing and decompressing a stream of indices associated with graphics primitives. A group of delta values is determined based on a group of indices of the stream of indices. The group of delta values is compared to delta values in a lookup table. The group of indices is compressed based on an entry in the lookup table if the group of delta values matches all delta values in the entry, otherwise, the group of indices is compressed based on variable-length encoding.
-
6.发明申请公开(公告)号：US20200098169A1
公开(公告)日：2020-03-26
申请号：US16137830
申请日：2018-09-21
发明人： Ruijin Wu , Young In Yeo , Sagar S. Bhandare , Vineet Goel , Martin G. Sarov , Christopher J. Brennan
摘要： Described herein are techniques for improving the effectiveness of depth culling. In a first technique, a binner is used to sort primitives into depth bins. Each depth bin covers a range of depths. The binner transmits the depth bins to the screen space pipeline for processing in near-to-far order. Processing the near bins first results in the depth buffer being updated, allowing fragments for the primitives in the farther bins to be culled more aggressively than if the depth binning did not occur. In a second technique, a buffer is used to initiate two-pass processing through the screen space pipeline. In the first pass, primitives are sent down to update the depth block and are then culled. The fragments are processed normally in the second pass, with the benefit of the updated depth values.
-
公开(公告)号：US20230252713A1
公开(公告)日：2023-08-10
申请号：US18304115
申请日：2023-04-20
发明人： Skyler Jonathon Saleh , Vineet Goel , Pazhani Pillai , Ruijin Wu , Christopher J. Brennan , Andrew S. Pomianowski
CPC分类号： G06T15/005 , G06T1/20 , G06T1/60 , G06T2210/52
摘要： Techniques for performing shader operations are provided. The techniques include, performing pixel shading at a shading rate defined by pixel shader variable rate shading (“VRS”) data, and updating the pixel VRS data that indicates one or more shading rates for one or more tiles based on whether the tiles of the one or more tiles include triangle edges or do not include triangle edges, to generate updated VRS data.
-
公开(公告)号：US11715253B2
公开(公告)日：2023-08-01
申请号：US17346903
申请日：2021-06-14
发明人： Ruijin Wu , Skyler Jonathon Saleh , Christopher J. Brennan , Kei Ming Kwong , Anthony Hung-Cheong Chan
CPC分类号： G06T15/005 , G06T7/90 , G06T9/00 , G06T2207/10024
摘要： A technique for compressing an original image is disclosed. According to the technique, an original image is obtained and a delta-encoded image is generated based on the original image. Next, a segregated image is generated based on the delta-encoded image and then the segregated image is compressed to produce a compressed image. The segregated image is generated because the segregated image may be compressed more efficiently than the original image and the delta image.
-
公开(公告)号：US11657560B2
公开(公告)日：2023-05-23
申请号：US17483678
申请日：2021-09-23
发明人： Skyler Jonathon Saleh , Vineet Goel , Pazhani Pillai , Ruijin Wu , Christopher J. Brennan , Andrew S. Pomianowski
CPC分类号： G06T15/005 , G06T1/20 , G06T1/60 , G06T2210/52
摘要： Techniques for performing shader operations are provided. The techniques include, performing pixel shading at a shading rate defined by pixel shader variable rate shading (“VRS”) data, and updating the pixel VRS data that indicates one or more shading rates for one or more tiles based on whether the tiles of the one or more tiles include triangle edges or do not include triangle edges, to generate updated VRS data.
-
公开(公告)号：US20220207827A1
公开(公告)日：2022-06-30
申请号：US17562751
申请日：2021-12-27
发明人： Anirudh R. Acharya , Ruijin Wu
摘要： Systems and methods for distributed rendering using two-level binning include processing primitives of a frame to be rendered at a first graphics processing unit (GPU) chiplet in a set of GPU chiplets to generate visibility information of primitives for each coarse bin and providing the visibility information to the other GPU chiplets in the set of GPU chiplets. Each coarse bin is then assigned to one of the GPU chiplets of the set of GPU chiplets and rendered at the assigned GPU chiplet based on the corresponding visibility information.
-
-
-
-
-
-
-
-
-
搜索结果
46 条记录 (耗时 0.021 秒)
