利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

20 条记录 (耗时 0.033 秒)

    Method for Forming Gate Structure, Method for Forming Semiconductor Device, and Semiconductor Device
    2.
    发明申请
    Method for Forming Gate Structure, Method for Forming Semiconductor Device, and Semiconductor Device 有权
    形成栅极结构的方法，形成半导体器件的方法和半导体器件

    公开(公告)号：US20140015063A1

    公开(公告)日：2014-01-16

    申请号：US13699734

    申请日：2012-07-24

    申请人： Hong Yang ,  Xueli Ma ,  Wenwu Wang ,  Kai Han ,  Xiaolei Wang ,  Huaxiang Yin ,  Jiang Yan

    发明人： Hong Yang ,  Xueli Ma ,  Wenwu Wang ,  Kai Han ,  Xiaolei Wang ,  Huaxiang Yin ,  Jiang Yan

    IPC分类号： H01L21/8238 ,  H01L27/092

    CPC分类号： H01L21/8238 ,  H01L21/823842 ,  H01L21/823857 ,  H01L27/092

    摘要： A method for forming a gate structure, comprising: providing a substrate, where the substrate includes a nMOSFET area and a pMOSFET area, each of the nMOSFET area and the pMOSFET area has a gate trench, and each of the gate trenches is provided at a bottom portion with a gate dielectric layer; forming a gate dielectric capping layer on the substrate; forming an etching stop layer on the gate dielectric capping layer; forming an oxygen scavenging element layer on the etching stop layer; forming a first work function adjustment layer on the oxygen scavenging element layer; etching the first work function adjustment layer above the nMOSFET area; forming a second work function adjustment layer on the surface of the substrate; metal layer depositing and annealing to fill the gate trenches with a metal layer; and removing the metal layer outside the gate trenches.

    摘要翻译： 一种用于形成栅极结构的方法，包括：提供衬底，其中所述衬底包括nMOSFET区域和pMOSFET区域，nMOSFET区域和pMOSFET区域中的每一个具有栅极沟槽，并且每个栅极沟槽设置在 底部具有栅极电介质层; 在所述衬底上形成栅介电覆盖层; 在所述栅极电介质覆盖层上形成蚀刻停止层; 在所述蚀刻停止层上形成氧清除元件层; 在除氧元件层上形成第一功函数调整层; 蚀刻nMOSFET区域上方的第一功函数调整层; 在所述基板的表面上形成第二功函数调整层; 金属层沉积和退火以用金属层填充栅极沟槽; 以及去除栅极沟槽外的金属层。

    Method for Forming Gate Structure, Method for Forming Semiconductor Device, and Semiconductor Device
    3.
    发明申请
    Method for Forming Gate Structure, Method for Forming Semiconductor Device, and Semiconductor Device 审中-公开
    形成栅极结构的方法，形成半导体器件的方法和半导体器件

    公开(公告)号：US20140015062A1

    公开(公告)日：2014-01-16

    申请号：US13699732

    申请日：2012-07-24

    申请人： Hong Yang ,  Xueli Ma ,  Wenwu Wang ,  Kai Han ,  Xiaolei Wang ,  Huaxiang Yin ,  Jiang Yan

    发明人： Hong Yang ,  Xueli Ma ,  Wenwu Wang ,  Kai Han ,  Xiaolei Wang ,  Huaxiang Yin ,  Jiang Yan

    IPC分类号： H01L21/8238 ,  H01L27/092

    CPC分类号： H01L21/823857 ,  H01L21/823842 ,  H01L27/092

    摘要： An embodiment of the present disclosure provides a method for forming a gate structure, comprising: providing a substrate, where the substrate includes a nMOSFET area and a pMOSFET area, each of the nMOSFET area and the pMOSFET area has a gate trench, and each of the gate trenches is provided at a bottom portion with a gate dielectric layer; forming a gate dielectric capping layer on a surface of the substrate; forming an oxygen scavenging element layer on the gate dielectric capping layer; forming an etching stop layer on the oxygen scavenging element layer; forming a work function adjustment layer on the etching stop layer; performing metal layer deposition and annealing process to fill the gate trenches with a metal layer; and removing the metal layer outside the gate trenches.

    摘要翻译： 本公开的实施例提供了一种用于形成栅极结构的方法，包括：提供衬底，其中衬底包括nMOSFET区域和pMOSFET区域，nMOSFET区域和pMOSFET区域中的每一个具有栅极沟槽，并且 栅极沟槽在底部设置有栅极电介质层; 在所述衬底的表面上形成栅介电覆盖层; 在所述栅介质顶盖层上形成氧清除元件层; 在除氧元件层上形成蚀刻停止层; 在所述蚀刻停止层上形成功函数调整层; 执行金属层沉积和退火工艺以用金属层填充栅极沟槽; 以及去除栅极沟槽外的金属层。

    Semiconductor device and method of manufacturing the same
    5.
    发明授权
    Semiconductor device and method of manufacturing the same 有权
    半导体装置及其制造方法

    公开(公告)号：US08563415B2

    公开(公告)日：2013-10-22

    申请号：US13061879

    申请日：2010-06-24

    申请人： Wenwu Wang ,  Shijie Chen ,  Xiaolei Wang ,  Kai Han ,  Dapeng Chen

    发明人： Wenwu Wang ,  Shijie Chen ,  Xiaolei Wang ,  Kai Han ,  Dapeng Chen

    IPC分类号： H01L21/3205 ,  H01L21/8238

    CPC分类号： H01L21/823857 ,  H01L21/28176 ,  H01L29/4916 ,  H01L29/4966 ,  H01L29/4975 ,  H01L29/513 ,  H01L29/517

    摘要： The present invention relates to a method of manufacturing a semiconductor device. After depositing the metal gate electrode material, a layer of oxygen molecule catalyzing layer having a catalyzing function to the oxygen molecules is deposited, and afterwards, a low-temperature PMA annealing process is used to decompose the oxygen molecules in the annealing atmosphere into more active oxygen atoms. These oxygen atoms are diffused into the high-k gate dielectric film through the metal gate to supplement the oxygen vacancies in the high-k film, in order to alleviate oxygen vacancies in the high-k film and improve the quality of the high-k film. According to the present invention, the oxygen vacancies and defects of high-k gate dielectric film will be alleviated, and further, growth of SiOx interface layer having a low dielectric constant caused by the traditional PDA high temperature process may be prevented. Thereby, the EOT of the entire gate dielectric layer may be effectively controlled, and the MOS device may be continuously scaled. Meanwhile, the present invention further provides a semiconductor device obtained according to the above-mentioned method.

    摘要翻译： 本发明涉及半导体器件的制造方法。 沉积金属栅电极材料后，沉积具有对氧分子具有催化功能的氧分子催化层，然后使用低温PMA退火工艺将退火气氛中的氧分子分解为更有活性的 氧原子。 这些氧原子通过金属栅极扩散到高k栅极电介质膜中，以补充高k膜中的氧空位，以便减轻高k膜中的氧空位并提高高k的质量 电影。 根据本发明，可以减轻高k栅极电介质膜的氧空位和缺陷，并且可以防止由传统的PDA高温过程引起的具有低介电常数的SiO x界面层的生长。 由此，可以有效地控制整个栅介质层的EOT，并且可以连续地缩放MOS器件。 同时，本发明还提供了根据上述方法获得的半导体器件。

    SEMICONDUCTOR DEVICE
    6.
    发明申请
    SEMICONDUCTOR DEVICE 审中-公开
    半导体器件

    公开(公告)号：US20110227163A1

    公开(公告)日：2011-09-22

    申请号：US13061555

    申请日：2010-06-23

    申请人： Wengwu Wang ,  Shijie Chen ,  Kai Han ,  Xiaolei Wang ,  Dapeng Chen

    发明人： Wengwu Wang ,  Shijie Chen ,  Kai Han ,  Xiaolei Wang ,  Dapeng Chen

    IPC分类号： H01L27/092

    CPC分类号： H01L21/82345 ,  H01L21/28202 ,  H01L21/823462 ,  H01L21/823842 ,  H01L21/823857 ,  H01L29/4966 ,  H01L29/513 ,  H01L29/517

    摘要： The present invention relates to a semiconductor device. Interface layers of different thickness or different materials are used in the NMOS region and the PMOS region of the semiconductor substrate, which not only effectively reduce EOT of the device, especially EOT of the PMOS device, but also increase the electron mobility of the device, especially the electron mobility of the NMOS device, thereby effectively improving the overall performance of the device.

    摘要翻译： 本发明涉及一种半导体器件。 在半导体衬底的NMOS区域和PMOS区域中使用不同厚度或不同材料的界面层，其不仅有效地减少器件的EOT，特别是PMOS器件的EOT，而且还增加器件的电子迁移率， 特别是NMOS器件的电子迁移率，从而有效地提高器件的整体性能。

    CHARACTER DISPLAY METHOD AND DEVICE
    7.
    发明申请
    CHARACTER DISPLAY METHOD AND DEVICE 审中-公开
    字符显示方法和设备

    公开(公告)号：US20130335424A1

    公开(公告)日：2013-12-19

    申请号：US13985834

    申请日：2012-12-20

    申请人： Xiaolei Wang ,  Lei Zhang ,  Li Ding

    发明人： Xiaolei Wang ,  Lei Zhang ,  Li Ding

    IPC分类号： G06T11/60

    CPC分类号： G06T11/60 ,  G06T11/203 ,  G09G5/28 ,  G09G2320/02 ,  G09G2360/16

    摘要： A character display technique relating to computer information processing to improve the display of characters. Whether a thickening process on a glyph outline corresponding to a character to be displayed is needed is determined by calculating a mean grayscale value of pixels of a grayscale bitmap of the glyph outline. if thickening is to be performed, the thickening amount is determined on the basis of the mean grayscale value of pixels, and the thickened glyph outline is output for display, thereby minimizing problems of fading of the displayed color, fuzzy strokes and the like due to strokes that are too narrow, and thus improving the character display effect.

    摘要翻译： 与计算机信息处理相关的字符显示技术，以改善字符的显示。 通过计算字形轮廓的灰度位图的像素的平均灰度值来确定是否需要对应于要显示的字符的字形轮廓上的增稠处理。 如果要进行增厚，则基于像素的平均灰度值来确定增厚量，并且输出加粗的字形轮廓以进行显示，从而最小化由于显示的颜色，模糊笔画等引起的褪色的问题 笔画太窄，从而改善了人物的显示效果。

    Semiconductor device and method of manufacturing the same
    10.
    发明授权
    Semiconductor device and method of manufacturing the same 有权
    半导体装置及其制造方法

    公开(公告)号：US08507991B2

    公开(公告)日：2013-08-13

    申请号：US13517893

    申请日：2012-06-14

    申请人： Wenwu Wang ,  Kai Han ,  Shijie Chen ,  Xiaolei Wang ,  Dapeng Chen

    发明人： Wenwu Wang ,  Kai Han ,  Shijie Chen ,  Xiaolei Wang ,  Dapeng Chen

    IPC分类号： H01L29/76 ,  H01L29/94 ,  H01L27/108 ,  H01L31/119 ,  H01L31/062

    CPC分类号： H01L21/823857 ,  H01L29/66545 ,  Y10S438/926

    摘要： A semiconductor device is provided. A multi-component high-k interface layer containing elements of the substrate is formed from an ultra-thin high-k dielectric material in a single-layer structure of atoms by rapid annealing in the manufacturing of a CMOS transistor by the replacement gate process, and a high-k gate dielectric layer with a higher dielectric constant and a metal gate layer are formed thereon. The EOT of the device is effectively decreased, and the diffusion of atoms in the high-k gate dielectric layer from an upper level thereof is effectively prevented by the optimized high-k interface layer at high-temperature treatment.

    摘要翻译： 提供半导体器件。 通过在通过替换栅极工艺制造CMOS晶体管中的快速退火，通过单原子结构的超薄高k电介质材料形成包含衬底元件的多组分高k界面层， 并且在其上形成具有较高介电常数的高k栅极电介质层和金属栅极层。 有效地减少器件的EOT，并且通过在高温处理下的优化的高k界面层有效地防止了高k栅介质层中的原子从其上层的扩散。