公开(公告)号：US10311963B2

公开(公告)日：2019-06-04

申请号：US15491239

申请日：2017-04-19

Applicant: ARM LIMITED

Inventor： Mark Gerald LaVine ,  Alan Jeremy Becker

IPC: G11C29/00 ,  G11C29/12 ,  G06F3/06 ,  G11C29/38 ,  G11C29/44 ,  G11C7/10 ,  G11C8/06 ,  G11C8/10 ,  G11C7/22 ,  G11C29/04

Abstract: A data processing apparatus comprises at least one memory configured to store data; processing circuitry to access data in the at least one memory. Memory built-in self-test (MBIST) circuitry has an interface to access the at least one memory and is configured to perform a test procedure for testing at least one target memory location of the at least one memory. The test procedure involves at least writing test data to the target memory location. Diagnostic circuitry executes a diagnostic procedure to generate diagnostic data in response to processing operations carried out by the processing circuitry. The MBIST circuitry is configured to control writing of the diagnostic data generated by the diagnostic circuitry to memory locations in a temporarily reserved memory region comprising at least a portion of the at least one memory.

公开(公告)号：US11210186B2

公开(公告)日：2021-12-28

申请号：US16295226

申请日：2019-03-07

Applicant: Arm Limited

Inventor： Peter Vrabel ,  Alan Jeremy Becker

IPC: G06F11/00 ,  G06F11/20 ,  G06F11/14 ,  G06F12/02 ,  G06F12/0897 ,  G06F11/10 ,  G06F12/0817

Abstract: An apparatus comprises a non-associative memory comprising a plurality of storage locations, and error recovery storage to store at least one error recovery entry providing a recovery value for a corresponding storage location of the non-associative memory. Control circuitry is responsive to a non-associative memory read request specifying a target address of a storage location of the non-associative memory, when the error recovery storage includes a valid matching error recovery entry for which the corresponding storage location is the storage location identified by the target address, to return the recovery value stored in the valid matching error recovery entry as a response to the non-associative memory read request, instead of information stored in the storage location identified by the target address. This enables the apparatus to continue to function even if hard errors occur in a storage location of the non-associative memory.

公开(公告)号：US10910082B1

公开(公告)日：2021-02-02

申请号：US16527228

申请日：2019-07-31

Applicant: Arm Limited

Inventor： Alan Jeremy Becker ,  Loïc Pierron

IPC: G11C29/38 ,  G11C29/18 ,  G11C11/417 ,  G11C11/419 ,  G11C11/418

Abstract: Apparatus comprises memory circuitry having a plurality of addressable memory entries storing respective data items and associated error protection codes; memory error protection circuitry to generate the error protection code for a data item stored to the memory circuitry, the error protection code for a given data item stored to the memory circuitry depending upon at least the given data item and a memory address defining a memory entry to which the given data item is stored, and to perform a check operation to check for consistency between a retrieved data item, the memory address defining a memory entry from which the given data item is retrieved and the error protection code associated with the retrieved data item; memory built-in self-test circuitry to test the memory and memory error protection circuitry; and access circuitry to provide an indirect access path between the memory built-in self-test circuitry a memory which accesses the memory circuitry via the memory error protection circuitry and a direct access path between the memory built-in self-test circuitry and a memory entry which bypasses the memory error protection circuitry; the memory built-in self-test circuitry being configured to execute a test operation by writing a test value to a first memory entry of the memory circuitry having a first test memory address via the indirect access path; retrieving the test value and associated error protection code from the first memory entry by the direct access path; writing the retrieved test value and associated error protection code to a second memory entry having a second test memory address via the direct access path, there being a difference in at least one bit between the first test memory address and the second test memory address; and retrieving the test value and associated error protection code from the second memory entry via the indirect access path; the memory built-in self-test circuitry comprising fault detection circuitry configured to detect a fault condition when the result of the check operation performed by the memory error protection circuitry is inconsistent with the difference between the first test memory address and the second test memory address.

公开(公告)号：US09984766B1

公开(公告)日：2018-05-29

申请号：US15467042

申请日：2017-03-23

Applicant: ARM Limited

Inventor： Alan Jeremy Becker ,  Peter Logan Harrod

IPC: G11C29/12 ,  G01R31/3187 ,  G06F11/08 ,  G06F12/14

CPC classification number: G11C29/12 ,  G01R31/3187 ,  G06F11/08 ,  G06F12/1433 ,  G06F2212/1052 ,  G11C29/16 ,  G11C2029/0409

Abstract: A data processing apparatus includes a memory and memory protection circuitry for providing an operational path to the memory during operational use of the memory. A memory built-in self-test controller 34 performs built-in self-test operations upon the memory using either an indirect test access path to the memory via the memory protection circuitry or a direct test access path to the memory which bypasses the memory protection circuitry. Thus, the correct operation of the memory protection circuitry itself can be tested in addition to the correct operation of the memory.

公开(公告)号：US09449717B2

公开(公告)日：2016-09-20

申请号：US14310162

申请日：2014-06-20

Applicant: ARM LIMITED

Inventor： Alan Jeremy Becker ,  Chiloda Ashan Senerath Pathirane ,  Robert Campbell Aitken

IPC: G11C29/00 ,  G11C29/14 ,  G06F11/00 ,  G11C29/16 ,  G11C29/04

CPC classification number: G11C29/14 ,  G06F11/008 ,  G11C29/16 ,  G11C2029/0409

Abstract: A data processing apparatus has at least one memory and processing circuitry. A memory built-in self-test (MBIST) interface receives a MBIST request indicating that a test procedure is to be performed for testing at least one target memory location. Control circuitry detects the MBIST request and reserves for testing at least one reserved memory location including the target memory location. During the test procedure, the memory continues servicing memory transactions issued by the processing circuitry that target a memory location other than the reserved location reserved by the control circuitry. The processing circuitry is stalled if it attempts to access a reserved memory location. Testing consists of short bursts of transactions which occur infrequently. In this way, MBIST testing may continue while the processor is operation in the field with reduced performance impact.

Abstract translation: 数据处理装置具有至少一个存储器和处理电路。 存储器内置自检（MBIST）接口接收MBIST请求，指示要执行测试程序来测试至少一个目标存储器位置。 控制电路检测MBIST请求并保留用于测试至少一个保留的存储器位置，包括目标存储器位置。 在测试过程期间，存储器继续服务处理电路所发出的存储器事务，该处理电路针对除控制电路所保留的保留位置以外的存储位置。 如果处理电路尝试访问预留的存储器位置，则停止处理。 测试包括不经常发生的短突发事件。 这样，当处理器在现场运行时，MBIST测试可能会持续下去，从而降低性能影响。