-
公开(公告)号:US12014456B2
公开(公告)日:2024-06-18
申请号:US17814387
申请日:2022-07-22
Applicant: Arm Limited
Inventor: Edvard Fielding , Carmelo Giliberto
CPC classification number: G06T15/06 , G06T1/20 , G06T15/005 , G06T15/04 , G06T17/10 , G06T2210/21
Abstract: A method of operating a graphics processor when rendering a frame representing a view of a scene using a ray tracing process in which part of the processing for a ray tracing operation is offloaded to a texture mapper unit of the graphics processor. Thus, when the graphics processor's execution unit is executing a program to perform a ray tracing operation the execution unit is able to message the texture mapper unit to perform one or more processing operations for the ray tracing operation. This operation can be triggered by including an appropriate instruction to message the texture mapper unit within the ray tracing program.
-
公开(公告)号:US20210011646A1
公开(公告)日:2021-01-14
申请号:US16510200
申请日:2019-07-12
Applicant: Arm Limited
Inventor: Jorn Nystad , Edvard Fielding , Jakob Axel Fries
Abstract: When storing an array of data in memory, the data array is divided into a plurality of blocks, and for respective groups of the blocks that the data array has been divided into, a set of data representing the group of blocks that includes: for each block of the group of blocks, a set of data for that block of the group of blocks; and a size indication for each of one or more of the blocks of the group of blocks, the size indication for a block of a group of blocks indicating the size in memory of the set of data for that block of the group included in the stored set of data representing the group of blocks, is stored. A set of header data is also stored separately for each group of blocks of the data array.
-
公开(公告)号:US11010959B2
公开(公告)日:2021-05-18
申请号:US15497129
申请日:2017-04-25
Applicant: ARM Limited
Inventor: Sandeep Kakarlapudi , Andreas Engh-Halstvedt , Samuel Martin , Edvard Fielding
IPC: G06T15/20 , G09G5/373 , G06F3/01 , G06T1/20 , G06T15/00 , G06T15/04 , G06T17/05 , G06T17/10 , G06T19/20 , G09G5/14 , G06T1/60 , G06T11/40
Abstract: When performing foveated rendering, a graphics processor is controlled to render plural, e.g. three, different resolution versions from the same viewpoint for a scene. The rendered different resolution images are then appropriately combined (composited) to provide the output “foveated” image (output frame) that is displayed.
The geometry for the scene is processed and sorted into lists for respective rendering tiles of the images being rendered only once, to provide a single set of tile geometry lists that are then used in common when rendering each respective resolution image.-
公开(公告)号:US10157132B1
公开(公告)日:2018-12-18
申请号:US15661200
申请日:2017-07-27
Applicant: ARM Limited
Inventor: Edvard Fielding , Andreas Due Engh-Halstvedt , Jorn Nystad , Antonio Garcia Guirado , William Robert Stoye , Ian Rudolf Bratt
IPC: G06F12/00 , G06F13/00 , G06F13/28 , G06F12/0811 , G06F12/0875 , G06F12/0862 , G06F12/0846 , G06F12/0868
Abstract: A method of operating a data processing system comprises maintaining record of a set of processing passes to be performed by processing pass circuitry of the data processing system. The method comprises performing cycles of operation in which it is considered whether or not the data required for a subset of processing passes is stored in a local cache. The subset of processing passes that is considered in a subsequent scan of the record comprises at least one processing pass that was not considered in the previous scan of the record, regardless of whether or not the data considered in the previous scan is determined as being stored in the cache. The method provides an efficient way to identify processing passes that are ready to be performed.
-
公开(公告)号:US09933999B2
公开(公告)日:2018-04-03
申请号:US14878562
申请日:2015-10-08
Applicant: ARM Limited
Inventor: Andreas Due Engh-Halstvedt , Edvard Fielding
CPC classification number: G06F7/506 , G06F7/5272 , G06F7/535 , H03M7/24
Abstract: An apparatus, method and program are provided for calculating a result value to a required precision of a repeating iterative sum, wherein the repeating iterative sum comprises multiple iterations of an addition using an input value. Addition is performed in a single iteration of addition as a sum operation using overlapping portions of the input value and a shifted version of the input value, wherein the shifted version of the input value has a partial overlap with the input value. At least one result portion is produced by incrementing an input derived from the input value using the output from the sum operation and the result value is constructed using the at least one result portion to give the result value to the required precision. The repeating iterative sum is thereby flattened into a flattened calculation which requires only a single iteration of addition using the input value, thus facilitating the calculation of the result value of the repeating iterative sum.
-
公开(公告)号:US20170316601A1
公开(公告)日:2017-11-02
申请号:US15497129
申请日:2017-04-25
Applicant: ARM Limited
Inventor: Sandeep Kakarlapudi , Andreas Engh-Halstvedt , Samuel Martin , Edvard Fielding
IPC: G06T15/20 , G06T19/20 , G06T17/10 , G06T17/05 , G06T15/04 , G06F3/01 , G09G5/14 , G06T15/00 , G06T1/20 , G06T1/60 , G06T11/40
CPC classification number: G06T15/205 , G06F3/01 , G06F3/011 , G06F3/013 , G06T1/20 , G06T1/60 , G06T11/40 , G06T15/005 , G06T15/04 , G06T17/05 , G06T17/10 , G06T19/20 , G06T2210/36 , G09G5/14 , G09G5/373 , G09G2310/04 , G09G2360/122
Abstract: When performing foveated rendering, a graphics processor is controlled to render plural, e.g. three, different resolution versions from the same viewpoint for a scene. The rendered different resolution images are then appropriately combined (composited) to provide the output “foveated” image (output frame) that is displayed.The geometry for the scene is processed and sorted into lists for respective rendering tiles of the images being rendered only once, to provide a single set of tile geometry lists that are then used in common when rendering each respective resolution image.
-
公开(公告)号:US20150302545A1
公开(公告)日:2015-10-22
申请号:US14681479
申请日:2015-04-08
Applicant: ARM Limited
Inventor: Peter Harris , Michel Iwaniec , Edvard Fielding
IPC: G06T1/20
CPC classification number: G06T1/20
Abstract: A graphics processing system includes a graphics processor and a memory for storing data to be used by and generated by the graphics processor. In a first rendering pass, the graphics processor generates an array of graphics data and stores the generated array of graphics data in the memory. The array of graphics data generated in the first rendering pass is used in a subsequent rendering pass. In the first rendering pass, the graphics processor determines one or more regions of the array of graphics data that have a particular characteristic, and generates information indicative of the one or more regions. In the subsequent rendering pass, the graphics processor uses the information indicative of the one or more regions to control the reading of the array of graphics data when it is to be used in the subsequent rendering pass.
Abstract translation: 图形处理系统包括图形处理器和用于存储要由图形处理器使用并由其生成的数据的存储器。 在第一渲染过程中,图形处理器生成图形数据阵列并将生成的图形数据阵列存储在存储器中。 在第一次呈现遍历中生成的图形数据阵列用于后续渲染过程。 在第一渲染过程中,图形处理器确定具有特定特征的图形数据阵列的一个或多个区域,并产生指示一个或多个区域的信息。 在随后的渲染过程中,图形处理器使用指示一个或多个区域的信息来控制在后续渲染过程中使用时对图形数据阵列的读取。
-
公开(公告)号:US11954028B2
公开(公告)日:2024-04-09
申请号:US17657498
申请日:2022-03-31
Applicant: Arm Limited
Inventor: Edvard Fielding , Jian Wang , Jakob Axel Fries , Carmelo Giliberto
IPC: G06F12/06
CPC classification number: G06F12/0646 , G06F2212/40
Abstract: There is disclosed a method of storing an encoded block of data in memory comprising encoding a block of data elements and determining a memory location (26) at which the encoded block of data is to be stored. The memory location (26) at which the encoded block of data is stored is then indicated in a header (406) for the encoded block of data by including in the header a memory address value (407) together with a modifier value (500) representing a modifier that is to be applied to the memory address value (407) when determining the memory location (26). When the encoded block of data is to be retrieved, the header (406) is read and processed to determine the memory location (26).
-
公开(公告)号:US11645807B2
公开(公告)日:2023-05-09
申请号:US17647137
申请日:2022-01-05
Applicant: Arm Limited
Inventor: Edvard Fielding , Dominic Hugo Symes
CPC classification number: G06T15/04 , G06T7/44 , G06T2210/36
Abstract: When performing anisotropic filtering when sampling a texture to provide an output sampled texture value for use when rendering an output in a graphics processing system, a number of positions for which to sample the texture along an anisotropy direction along which samples will be taken in the texture is determined by determining the square root of the coefficient F for an ellipse having the form Ax2+Bxy+Cy2=F corresponding to the projection of the sampling point for which the texture is being sampled onto the surface to which the texture is to be applied, and using the determined square root of the ellipse coefficient F to determine the number of positions for which samples should be taken along the anisotropy direction in the texture.
-
公开(公告)号:US11036644B2
公开(公告)日:2021-06-15
申请号:US15423497
申请日:2017-02-02
Applicant: ARM Limited
Inventor: Andreas Due Engh-Halstvedt , Edvard Fielding
IPC: G06F12/08 , G06F12/12 , G06F12/0897 , G06F12/0875 , G06F12/126 , G06F12/128
Abstract: When a data processing operation requires data that is stored in a first cache and the fetching of the data into the first cache is dependent upon data stored in another cache, and an attempt to read the data from the first cache “misses”, the data processing operation is added to a record of data processing operations that have missed in the first cache and the data that is required for the data processing operation is fetched into the first cache by reading the data that is required to fetch the data into the first cache from the another cache and then using that data from the another cache to fetch the required data into the first cache. When the data that is required for the data processing operation has been fetched into the first cache, the data processing operation is performed using the fetched data.
-
-
-
-
-
-
-
-
-