中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

79 records (took 0.027 seconds)

    Thin film transistor, display panel and display device
    2.
    发明授权
    Thin film transistor, display panel and display device 有权

    公开(公告)号：US12062725B2

    公开(公告)日：2024-08-13

    申请号：US17637479

    申请日：2021-02-26

    Applicant: BOE TECHNOLOGY GROUP CO., LTD.

    Inventor： Dong Li ,  Shantao Chen ,  Huijuan Zhang

    IPC: H01L27/14 ,  H01L27/12 ,  H01L29/49 ,  H01L29/786

    CPC classification number: H01L29/78696 ,  H01L27/124 ,  H01L27/1255 ,  H01L29/4908 ,  H01L29/78645

    Abstract: The present disclosure provides a thin film transistor, a display panel and a display device. The thin film transistor includes a semiconductor material layer, a first insulating layer and a gate layer. The semiconductor material layer is at a side of a base substrate, and includes a first channel portion, a first doped portion and a second channel portion sequentially connected. The first insulating layer is at a side of the semiconductor material layer facing away from the base substrate. The gate layer is at a side of the first insulating layer facing away from the semiconductor material layer, and includes a first gate portion and a second gate portion. An orthographic projection of the first gate portion on the base substrate coincides with an orthographic projection of the first channel portion on the base substrate, and the first gate portion is configured to receive a gate driving signal.

    DISPLAYING BASE PLATE AND FABRICATING METHOD THEREOF, AND DISPLAYING DEVICE
    5.
    发明申请
    DISPLAYING BASE PLATE AND FABRICATING METHOD THEREOF, AND DISPLAYING DEVICE 有权

    公开(公告)号：US20220121835A1

    公开(公告)日：2022-04-21

    申请号：US17347970

    申请日：2021-06-15

    Applicant: BOE Technology Group Co., Ltd.

    Inventor： Dong Li ,  Hao Liu ,  Huijuan Zhang

    IPC: G06K9/00

    Abstract: A displaying base plate and a fabricating method thereof, and a displaying device. The displaying base plate includes: a substrate, and a plurality of displaying units and a plurality of fingerprint identifying units that are located on the substrate; each of the displaying units includes at least one sub-pixel; orthographic projections of the fingerprint identifying units on the substrate are separated from orthographic projections of the displaying units on the substrate; and each of the fingerprint identifying units includes a first electrode and a shielding trace that are insulated from each other, an orthographic projection of the shielding trace on the substrate surrounds at least part of an orthographic projection of the first electrode on the substrate, and the shielding trace is electrically connected to an earthed end of the displaying base plate.

    QLED display panel and preparation method thereof and display apparatus
    6.
    发明授权
    QLED display panel and preparation method thereof and display apparatus 有权

    公开(公告)号：US11024819B2

    公开(公告)日：2021-06-01

    申请号：US16420705

    申请日：2019-05-23

    Applicant: BOE Technology Group Co., Ltd.

    Inventor： Dong Li

    IPC: H01L51/50 ,  H01L51/00 ,  H01L51/56

    Abstract: Disclosed are a QLED display panel and a preparation method thereof and a display apparatus. The QLED display panel includes: a first and second substrates oppositely disposed; a first electrode, a hole injection layer, a hole transport layer, a quantum dot luminescent layer, an electron transport layer and a second electrode formed between the first and second substrates and disposed sequentially along a direction from the first substrate to the second substrate; and a first ionic coordination compound layer formed on a side facing quantum dot luminescent layer, of hole transport layer. The first ionic coordination compound layer includes a first positive and a first negative ion portions; the first positive ion portion is on a side close to hole transport layer, of first ionic coordination compound layer, and the first negative ion portion is on a side close to quantum dot luminescent layer, of first ionic coordination compound layer.

    Polysilicon thin film transistor and manufacturing method thereof, array substrate, display panel
    9.
    发明授权
    Polysilicon thin film transistor and manufacturing method thereof, array substrate, display panel 有权

    公开(公告)号：US10304963B2

    公开(公告)日：2019-05-28

    申请号：US15083646

    申请日：2016-03-29

    Applicant: BOE TECHNOLOGY GROUP CO., LTD.

    Inventor： Xiaoyong Lu ,  Dong Li ,  Zheng Liu ,  Shuai Zhang ,  Liang Sun ,  Chunping Long

    IPC: H01L29/786 ,  H01L29/66 ,  H01L21/265

    Abstract: The embodiments of the present disclosure provide a polysilicon thin film transistor and manufacturing method thereof, an array substrate, and a display panel. The method for manufacturing a polysilicon thin film transistor comprises: forming, on a substrate, a gate, a source and a drain, and an active layer. Forming the active layer comprises: forming a polysilicon layer on the substrate, which comprises a channel region and extension regions; performing ion injection process in the extension regions to form lightly-doped regions close to the channel region and a source region and a drain region; prior to or following the formation of the lightly-doped regions, employing halo ion injection process to form halo regions at the positions of the channel region which are close to the lightly-doped regions.

    TOUCH SUBSTRATE, METHOD FOR MANUFACTURING THE SAME, AND TOUCH DISPLAY DEVICE
    10.
    发明申请
    TOUCH SUBSTRATE, METHOD FOR MANUFACTURING THE SAME, AND TOUCH DISPLAY DEVICE 审中-公开

    公开(公告)号：US20190056818A1

    公开(公告)日：2019-02-21

    申请号：US15767349

    申请日：2017-09-15

    Applicant: BOE TECHNOLOGY GROUP CO., LTD. ,  HEFEI ZINSHENG OPTOELECTRONICS TECHNOLOGY CO., LTD

    Inventor： Jing Wang ,  Tsung Chieh Kuo ,  Xiaodong Xie ,  Ming Zhang ,  Dong Li ,  Qitao Zheng ,  Yu Zhu ,  Guiyu Zhang

    IPC: G06F3/044

    Abstract: The present disclosure provides a touch substrate, a method for manufacturing the same, and a touch display device. In the touch substrate, the touch electrode layer comprises a plurality of first touch electrodes sequentially arranged in a first direction and a plurality of second touch electrodes sequentially arranged in a second direction intersected with the first direction and insulated from the first touch electrodes. The plurality of first touch electrodes and the plurality of second touch electrodes each comprise a plurality of visual touch electrodes, an intermediate portion of each visual touch electrode being located within the visual area, and two end portions of each visual touch electrode extending above the light-shielding pattern. The plurality of first touch electrodes and/or the plurality of second touch electrodes further comprise a plurality of non-visual touch electrodes located above the light-shielding pattern. The first insulating pattern is located between the touch electrode layer and the touch signal wire, the projection of the first insulating pattern in a third direction perpendicular to the first direction and the second direction being all located in the light-shielding pattern. The touch signal wires are configured to be electrically connected to all of the visual touch electrodes and part of the non-visual touch electrodes, respectively, or connected only to all of the visual touch electrodes.

Patent Agency Ranking