利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

13 条记录 (耗时 0.011 秒)

    Methods of fabrication of prewoven bit-wire memory matrix apparatus
    7.
    发明授权
    Methods of fabrication of prewoven bit-wire memory matrix apparatus 失效
    PREWOVEN BIT-WIRE MEMORY MATRIX设备的制造方法

    公开(公告)号：US3600799A

    公开(公告)日：1971-08-24

    申请号：US3600799D

    申请日：1969-07-16

    申请人： BUNKER RAMO

    发明人： DAVIS JOHN S

    IPC分类号： G11C5/02 ,  H01F7/06

    CPC分类号： G11C5/02 ,  Y10T29/49069

    摘要： A woven configuration of a bit-wire memory utilizes certain orthogonal filamentary elements to develop selectively positioned discontinuities in the layer of remanently magnetic material deposited on the bit-wires to limit domain wall travel during operation of the memory. Particular fabrication methods which arrange the various interwoven elements so as to provide selective masking which results in the desired discontinuities are disclosed.

    Woven interconnection structure
    10.
    发明授权
    Woven interconnection structure 失效
    WOVEN互连结构

    公开(公告)号：US3631298A

    公开(公告)日：1971-12-28

    申请号：US3631298D

    申请日：1969-10-24

    申请人： BUNKER RAMO

    发明人： DAVIS JOHN S

    IPC分类号： D03D11/00 ,  H05K1/00 ,  H05K7/10 ,  H05K1/18

    CPC分类号： D03D11/00 ,  D03D1/0088 ,  D10B2401/16 ,  H05K1/0283 ,  H05K1/038 ,  H05K1/189 ,  H05K7/103

    摘要： A structure for providing circuit interconnections by means of a woven fabric. Special elements and techniques are employed to establish the individual wire-to-terminal or wire-to-wire connections within the structure and also those required for the attachment to external circuit modules. These external circuit modules have perpendicularly depending output terminals and are connected to the woven structure by providing corresponding float wire patterns for each module, the float wires being cut and bent to form aligned mating terminals for receiving the module terminals. In a particular embodiment connection to the external components is accomplished by providing the float wires as hollow tubular members within which the module terminals are respectively inserted.