-
公开(公告)号:US20120270518A1
公开(公告)日:2012-10-25
申请号:US13453162
申请日:2012-04-23
IPC分类号: H04B1/16
CPC分类号: H03D7/1433 , H03D7/125 , H03D7/1441 , H03D7/1458 , H03D7/1483 , H03D7/165 , H03D2200/006 , H03D2200/0068
摘要: A mixer is configured to sample a received input signal at a predefined oscillator frequency to generate a sampled input signal, and to switch a polarity of the sampled input signal at a predefined polarity switching frequency to generate a polarity switched sampled input signal.
摘要翻译: 混频器被配置为以预定的振荡器频率对接收到的输入信号进行采样以产生采样的输入信号,并且以预定的极性切换频率切换采样的输入信号的极性,以产生极性切换采样的输入信号。
-
公开(公告)号:US08862086B2
公开(公告)日:2014-10-14
申请号:US13453162
申请日:2012-04-23
CPC分类号: H03D7/1433 , H03D7/125 , H03D7/1441 , H03D7/1458 , H03D7/1483 , H03D7/165 , H03D2200/006 , H03D2200/0068
摘要: A mixer is configured to sample a received input signal at a predefined oscillator frequency to generate a sampled input signal, and to switch a polarity of the sampled input signal at a predefined polarity switching frequency to generate a polarity switched sampled input signal.
摘要翻译: 混频器被配置为以预定的振荡器频率对接收到的输入信号进行采样以产生采样的输入信号,并且以预定的极性切换频率切换采样的输入信号的极性,以产生极性切换采样的输入信号。
-
公开(公告)号:US08848847B2
公开(公告)日:2014-09-30
申请号:US13443394
申请日:2012-04-10
IPC分类号: H04B1/10
CPC分类号: H03D7/125 , H03D2200/0062 , H03H17/0227 , H03H17/06 , H03H2015/007 , H03H2017/0692
摘要: One embodiment of the present invention relates to a combined mixer filter circuit. The circuit includes a sampler, a plurality of filter branches, and a coefficient generator. The sampler is configured to provide a sampled signal by sampling a received signal at a specified rate. The plurality of filter branches has selectable filter coefficients. The plurality of filter branches are configured to receive the sampled signal and generate a mixed and filtered output signal without a separate mixer component. The coefficient generator is coupled to the plurality of filter branches. The coefficient generator is configured to assign filter coefficient values to the selectable filter coefficients to yield a selected mixing function for the mixed filtered output signal.
摘要翻译: 本发明的一个实施例涉及组合式混合器滤波器电路。 电路包括采样器,多个滤波器分支和系数发生器。 采样器被配置为通过以指定的速率对接收到的信号进行采样来提供采样信号。 多个滤波器分支具有可选择的滤波器系数。 多个滤波器分支被配置为接收采样信号,并产生混合和滤波的输出信号而没有单独的混频器部件。 系数发生器耦合到多个滤波器分支。 系数发生器被配置为将滤波器系数值分配给可选择的滤波器系数,以产生用于混合滤波输出信号的选择的混频功能。
-
公开(公告)号:US20130266101A1
公开(公告)日:2013-10-10
申请号:US13443394
申请日:2012-04-10
IPC分类号: H04B1/10
CPC分类号: H03D7/125 , H03D2200/0062 , H03H17/0227 , H03H17/06 , H03H2015/007 , H03H2017/0692
摘要: One embodiment of the present invention relates to a combined mixer filter circuit. The circuit includes a sampler, a plurality of filter branches, and a coefficient generator. The sampler is configured to provide a sampled signal by sampling a received signal at a specified rate. The plurality of filter branches has selectable filter coefficients. The plurality of filter branches are configured to receive the sampled signal and generate a mixed and filtered output signal without a separate mixer component. The coefficient generator is coupled to the plurality of filter branches. The coefficient generator is configured to assign filter coefficient values to the selectable filter coefficients to yield a selected mixing function for the mixed filtered output signal.
摘要翻译: 本发明的一个实施例涉及组合式混合器滤波器电路。 电路包括采样器,多个滤波器分支和系数发生器。 采样器被配置为通过以指定的速率对接收到的信号进行采样来提供采样信号。 多个滤波器分支具有可选择的滤波器系数。 多个滤波器分支被配置为接收采样信号,并产生混合和滤波的输出信号而没有单独的混频器部件。 系数发生器耦合到多个滤波器分支。 系数发生器被配置为将滤波器系数值分配给可选择的滤波器系数,以产生用于混合滤波输出信号的选择的混频功能。
-
-
公开(公告)号:US20140094218A1
公开(公告)日:2014-04-03
申请号:US13632230
申请日:2012-10-01
IPC分类号: H04W88/02
CPC分类号: H04J3/0685 , H04B1/0082 , H04B1/04 , H04B1/16 , H04B2001/0491
摘要: An integrated circuit has a clock subsystem, and a circuit. The clock subsystem is configured to provide a reference clock signal to a first module and a second module. The circuit is configured to distribute information describing characteristics of the reference clock signal to the second module. The information distributed with the circuit enables the second module to adapt the reference clock signal based on the information.
摘要翻译: 集成电路具有时钟子系统和电路。 时钟子系统被配置为向第一模块和第二模块提供参考时钟信号。 电路被配置为将描述参考时钟信号的特性的信息分发给第二模块。 与电路分布的信息使得第二模块能够基于该信息来适配参考时钟信号。
-
公开(公告)号:US08143876B2
公开(公告)日:2012-03-27
申请号:US12396921
申请日:2009-03-03
CPC分类号: G05F1/59
摘要: A method and system for controlling a plurality of output voltages.
摘要翻译: 一种用于控制多个输出电压的方法和系统。
-
公开(公告)号:US6006603A
公开(公告)日:1999-12-28
申请号:US930413
申请日:1997-09-29
申请人: Gyorgy Molnar , Ludwig Kuther , Christoph Schultz , Ulrike Tetek
发明人: Gyorgy Molnar , Ludwig Kuther , Christoph Schultz , Ulrike Tetek
IPC分类号: F04B39/00 , F04B49/10 , F15B13/00 , F15B13/08 , F15B21/04 , F16N7/34 , G01L19/08 , F15B19/00
CPC分类号: F15B13/0807 , F15B21/048
摘要: Besides the individual modules (1', 1'"), a compressed air maintenance device consisting of individual easily interchangeable modules (1), e.g. pressure regulators, oil atomisers (1'"), condensate separators (1'), in which the individual modules (1) may have emitters (8) for the actual operating status and/or predetermined limit values, also has an indicating and monitoring module (1") having optical and/or acoustic signalling devices (10) for the operational and/or fault status determined for the individual modules (1). Said signalling devices (10) can be easily coupled to the relevant emitters (8) of the modules (1). Any necessary maintenance work or operational breakdowns are thus easily recognizable.
摘要翻译: PCT No.PCT / EP96 / 02025 Sec。 371日期:1997年9月29日 102(e)日期1997年9月29日PCT提交1996年5月11日PCT公布。 公开号WO96 / 38671 日期1996年12月5日除了各个模块(1',1“')之外,还包括一个压缩空气维护装置,该装置由单独易于互换的组件(1)组成。 其中单个模块(1)可具有用于实际操作状态和/或预定极限值的发射器(8)的压力调节器,油雾化器(1“),冷凝物分离器(1')还具有指示和 监测模块(1“)具有用于针对各个模块(1)确定的操作和/或故障状态的光学和/或声学信号装置(10)。 所述信令装置(10)可以容易地耦合到模块(1)的相关发射器(8)。 因此,容易识别任何必要的维护工作或操作故障。
-
公开(公告)号:USD376549S
公开(公告)日:1996-12-17
申请号:US45772
申请日:1995-10-30
申请人: Elke Stimpfig , Christoph Schultz , Gyorgy Molnar , Ludwig Kuther
设计人: Elke Stimpfig , Christoph Schultz , Gyorgy Molnar , Ludwig Kuther
-
公开(公告)号:US06817891B2
公开(公告)日:2004-11-16
申请号:US10639337
申请日:2003-08-12
IPC分类号: H01R300
CPC分类号: G09F3/00
摘要: An arrangement for labeling a subassembly having first and complimentary parts in which the subassembly labeling includes a label portion of each part. The first part has a first label portion and a window. The complimentary part is connectable with the first part in different spatial orientations to form different subassemblies. The complimentary part has second and third label portions in respective positions such that when the complementary and first parts are connected together in the first spatial orientation to form a first subassembly the second label portion is located behind the window and with the first label portion forms a label for the first subassembly, and such that when the complementary and first parts are connected together in the second spatial orientation to form a second subassembly the third label portion is located behind the window and with the first label portion forms a label for the second subassembly.
-
-
-
-
-
-
-
-
-