利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

11 条记录 (耗时 0.016 秒)

    Multi-channel memory access arbitration method and system
    1.
    发明申请
    Multi-channel memory access arbitration method and system 有权
    多通道存储器访问仲裁方法和系统

    公开(公告)号：US20050050283A1

    公开(公告)日：2005-03-03

    申请号：US10651890

    申请日：2003-08-29

    申请人： Eddie Miller ,  David Duckman ,  Jim Butler ,  Khanh Huynh

    发明人： Eddie Miller ,  David Duckman ,  Jim Butler ,  Khanh Huynh

    IPC分类号： G06F20060101 ,  G06F12/00

    CPC分类号： G06F9/526

    摘要： A method and system for allowing flexible control of access to a shared memory by multiple requesters. In a preferred embodiment, the invention arbitrates access to flash memory on a HBA between multiple host channels and HBA microprocessors, and eliminates contention possibilities for the flash during write cycles by the allowing a grant to be locked for a period defined by the flash write protocol and timing.

    摘要翻译： 一种用于允许灵活控制多个请求者对共享存储器的访问的方法和系统。 在优选实施例中，本发明仲裁在多个主机信道和HBA微处理器之间的HBA上对闪存的访问，并且通过允许将许可锁定在由闪存写协议定义的时间段内，在写周期期间消除闪存的争用可能性 和时机。

    Direct memory access from host without processor intervention
    2.
    发明申请
    Direct memory access from host without processor intervention 失效
    从主机直接访问内存，无需处理器干预

    公开(公告)号：US20050050245A1

    公开(公告)日：2005-03-03

    申请号：US10651887

    申请日：2003-08-29

    申请人： Eddie Miller ,  David Duckman ,  Jim Butler ,  Daming Jin ,  John Tang

    发明人： Eddie Miller ,  David Duckman ,  Jim Butler ,  Daming Jin ,  John Tang

    IPC分类号： G06F20060101 ,  G06F13/28 ,  G06F13/38

    CPC分类号： G06F13/385 ,  G06F13/28

    摘要： A method and system for allowing a host device (e.g., server) to perform programmed direct accesses to peripheral memory (e.g., flash) located on a peripheral device (e.g., HBA), without the assistance of a microprocessor located on the peripheral device. In a preferred embodiment, new host registers are implemented within controller circuitry of the peripheral device, the host registers being configured to be recognized by host software executed by host. The host device reads and writes to the host registers, which causes appropriate controller hardware to access the peripheral nonvolatile memory accordingly. By creating and implementing the new host registers, an enhanced controller is created that allows a host device to directly access peripheral memory, without peripheral processor assistance.

    摘要翻译： 一种用于允许主机设备（例如，服务器）在位于外围设备上的微处理器的帮助下对位于外围设备（例如，HBA）上的外围存储器（例如，闪存）进行编程的直接访问的方法和系统。 在优选实施例中，新的主机寄存器被实现在外围设备的控制器电路内，主机寄存器被配置为由主机执行的主机软件识别。 主机设备读取和写入主机寄存器，这导致适当的控制器硬件相应地访问外设非易失性存储器。 通过创建和实现新的主机寄存器，创建一个增强的控制器，允许主机设备直接访问外围存储器，而无需外设处理器的帮助。

    Tracking deferred data transfers on a system-interconnect bus
    3.
    发明授权
    Tracking deferred data transfers on a system-interconnect bus 有权

    公开(公告)号：US07051145B2

    公开(公告)日：2006-05-23

    申请号：US10125101

    申请日：2002-04-17

    申请人： Jim Butler ,  Khanh Huynh

    发明人： Jim Butler ,  Khanh Huynh

    IPC分类号： G06F13/00 ,  G06F13/14 ,  G06F11/07

    CPC分类号： G06F13/4226

    摘要： Systems and techniques to track deferred data transfers on a system-interconnect bus. A deferral response initiates storage of information corresponding to the response and tracking of progress for a requested data transfer. A master device, such as a bus adapter, may include a split-transaction repository, timers, and a split-transaction monitor. The master device may include both hardware and firmware components, and may be designed to handle split responses as defined by a Peripheral Component Interconnect Extended standard.

    Message signaled interrupt extended (MSI-X) auto clear and failsafe lock
    4.
    发明申请
    Message signaled interrupt extended (MSI-X) auto clear and failsafe lock 有权
    消息信号中断扩展（MSI-X）自动清除和故障安全锁定

    公开(公告)号：US20070067534A1

    公开(公告)日：2007-03-22

    申请号：US11228862

    申请日：2005-09-16

    申请人： Jim Butler ,  Michael Jordan ,  Joe Tien ,  David Duckman

    发明人： Jim Butler ,  Michael Jordan ,  Joe Tien ,  David Duckman

    IPC分类号： G06F13/24

    CPC分类号： G06F13/24 ,  Y10S707/99953 ,  Y10S707/99955

    摘要： A method and apparatus is disclosed for improving the MSI and MSI-X specifications by implementing an efficient delivery and clearing mechanism for interrupt conditions to increase performance between the driver and hardware/firmware interface while ensuring that no interrupts are lost in the process. In particular, an auto clear function is employed to eliminate the need for drivers in the host to send writes over the PCI-based bus to deassert and assert attention enable register bits and clear down attention register bits, and a fail safe mechanism is utilized to prevent lost interrupts.

    摘要翻译： 公开了一种用于通过实现用于中断条件的有效递送和清除机制来提高MSI和MSI-X规范以提高驱动器和硬件/固件接口之间的性能同时确保在该过程中不会中断丢失的方法和装置。 特别地，采用自动清除功能来消除对主机中的驱动程序的需求，以通过基于PCI的总线发送写入，以断言并声明注意使能寄存器位并清除注意事件寄存器位，并且使用故障安全机制 防止丢失中断。

    Phase-locked loop (PLL) circuit for selectively correcting clock skew in different modes
    9.
    发明授权
    Phase-locked loop (PLL) circuit for selectively correcting clock skew in different modes 有权
    锁相环（PLL）电路，用于选择性地校正不同模式下的时钟偏移

    公开(公告)号：US07227921B2

    公开(公告)日：2007-06-05

    申请号：US10379776

    申请日：2003-03-03

    申请人： Jim Butler ,  Raul Oteyza

    发明人： Jim Butler ,  Raul Oteyza

    IPC分类号： H03D3/24 ,  H03L7/06

    CPC分类号： G06F1/10 ,  H03L7/06

    摘要： A phase-locked loop (PLL) circuit includes multiple selectable feedback paths and a mode selector for selecting different feedback paths in different operating modes. The PLL circuit may correct for clock skew or produce a desired degree of clock skew between input and output clock signals in different operating modes.

    摘要翻译： 锁相环（PLL）电路包括多个可选反馈路径和用于在不同操作模式中选择不同反馈路径的模式选择器。 在不同的工作模式下，PLL电路可以校正时钟偏移或在输入和输出时钟信号之间产生期望的时钟偏差程度。

    Method of extending catalyst life in vinyl aromatic hydrocarbon formation
    10.
    发明申请
    Method of extending catalyst life in vinyl aromatic hydrocarbon formation 审中-公开
    在乙烯基芳烃形成中延长催化剂寿命的方法

    公开(公告)号：US20060224029A1

    公开(公告)日：2006-10-05

    申请号：US11092491

    申请日：2005-03-29

    申请人： Jim Butler

    发明人： Jim Butler

    IPC分类号： C07C2/64 ,  C07C4/06

    CPC分类号： B01J38/64 ,  B01J8/0457 ,  B01J23/78 ,  B01J23/94 ,  C07C5/3332 ,  C07C2523/04 ,  C07C2523/745 ,  Y02P20/584 ,  C07C15/46

    摘要： Methods of extending the life of dehydrogenation catalyst are described herein. For example, one embodiment includes providing a catalytic dehydrogenation system, wherein the catalytic dehydrogenation system includes at least one reaction vessel, the at least one reaction vessel loaded with a dehydrogenation catalyst including an alkali metal enhanced iron oxide, contacting the dehydrogenation catalyst with a feedstream including an alkyl aromatic hydrocarbon to form a vinyl aromatic hydrocarbon and contacting the feedstream with a catalyst life extender, wherein the catalyst life extender includes cesium.

    摘要翻译： 本文描述了延长脱氢催化剂寿命的方法。 例如，一个实施方案包括提供催化脱氢系统，其中催化脱氢系统包括至少一个反应容器，所述至少一个反应容器装载有包含碱金属增强的氧化铁的脱氢催化剂，使脱氢催化剂与进料流接触 包括烷基芳族烃以形成乙烯基芳族烃并使进料流与催化剂寿命延长剂接触，其中催化剂生命延长剂包括铯。