SERIAL COMMUNICATION METHOD AND SYSTEM FOR MEMORY ACCESS

    公开(公告)号:US20220318166A1

    公开(公告)日:2022-10-06

    申请号:US17518823

    申请日:2021-11-04

    Inventor: Yongseok CHOI

    Abstract: Provided are serial communication method and system for memory access. The serial communication system for memory access includes a processor-side processor that receives a memory transaction from a processor and converts the memory transaction into a packet according to a predetermined phase to serially transmit the packet; a memory-side processor that receives the serially transmitted packet according to the predetermined phase and converts the packet into the memory transaction to access a memory, wherein the predetermined phase includes a channel establishment phase, a flow control initialization phase, and a memory transaction phase.

    SERIAL COMMUNICATION DEVICE AND SYSTEM FOR MEMORY ACCESS

    公开(公告)号:US20220327085A1

    公开(公告)日:2022-10-13

    申请号:US17559248

    申请日:2021-12-22

    Inventor: Yongseok CHOI

    Abstract: Provided are a serial communication device and a serial communication system for a memory access. The serial communication device for a memory access may include: a system-on-chip (SoC) bus interface receiving a request transaction from a hardware acceleration device; a master protocol processor converting a request transaction received through the SoC bus interface into a packet according to a predetermined packet protocol; and a serial transceiver serial-transmitting the packet.

    INTERFACE CIRCUIT FOR TRANSMITTING AND RECEIVING SIGNALS BETWEEN ELECTRONIC DEVICES, AND SEMICONDUCTOR MEMORY CHIP AND OPERATION PROCESSING DEVICE INCLUDING THE SAME
    6.
    发明申请
    INTERFACE CIRCUIT FOR TRANSMITTING AND RECEIVING SIGNALS BETWEEN ELECTRONIC DEVICES, AND SEMICONDUCTOR MEMORY CHIP AND OPERATION PROCESSING DEVICE INCLUDING THE SAME 审中-公开
    用于发送和接收电子设备之间的信号的接口电路和包括其的半导体存储器芯片和操作处理设备

    公开(公告)号:US20150207565A1

    公开(公告)日:2015-07-23

    申请号:US14595754

    申请日:2015-01-13

    CPC classification number: H04B10/801 H04B10/2503

    Abstract: An interface circuit configured to transmit and receive signals between electronic devices is provided. The interface circuit includes an optical connection protocol manager configured to serialize a parallel transmission packet electrical signal generated based on output data to generate a serialized transmission packet electrical signal, parallelize a serial reception packet electrical signal to generate a parallelized reception packet electrical signal, and parse the parallelized reception packet electrical signal according to whether there is an error in the parallelized reception packet electrical signal to generate input data; and an electro-optical converter configured to convert the serialized transmission packet electrical signal into a transmission packet optical signal to output the transmission packet optical signal, receive a reception packet optical signal, and convert the reception packet optical signal into the serial reception packet electrical signal to provide the serial reception packet electrical signal to the optical connection protocol manager.

    Abstract translation: 提供了一种配置成在电子设备之间发送和接收信号的接口电路。 该接口电路包括:光连接协议管理器,被配置为串行化基于输出数据生成的并行传输分组电信号,以产生串行化的传输分组电信号;并行化串行接收分组电信号以产生并行接收分组电信号,并解析 并行接收分组电信号,根据并行接收分组电信号是否存在错误以产生输入数据; 以及电光转换器,被配置为将串行化的发送分组电信号转换为发送分组光信号,以输出发送分组光信号,接收接收分组光信号,并将接收分组光信号转换为串行接收分组电信号 以将串行接收分组电信号提供给光学连接协议管理器。

Patent Agency Ranking