-
公开(公告)号:US20210334335A1
公开(公告)日:2021-10-28
申请号:US16860357
申请日:2020-04-28
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Mashood Abdulla Kodavanji , Soumitra Chatterjee , Chinmay Ghosh , Mohan Parthasarathy
Abstract: Repeating patterns are identified in a matrix. Based on the identification of the repeating patterns, instructions are generated, which are executable by processing cores of a dot product engine to allocate analog multiplication crossbars of the dot product engine to perform multiplication of the matrix with a vector.
-
公开(公告)号:US11269973B2
公开(公告)日:2022-03-08
申请号:US16860357
申请日:2020-04-28
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Mashood Abdulla Kodavanji , Soumitra Chatterjee , Chinmay Ghosh , Mohan Parthasarathy
Abstract: Repeating patterns are identified in a matrix. Based on the identification of the repeating patterns, instructions are generated, which are executable by processing cores of a dot product engine to allocate analog multiplication crossbars of the dot product engine to perform multiplication of the matrix with a vector.
-
公开(公告)号:US11132423B2
公开(公告)日:2021-09-28
申请号:US16176848
申请日:2018-10-31
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Soumitra Chatterjee , Mashood Abdulla K , Chinmay Ghosh , Mohan Parthasarathy
IPC: G06F17/16 , H03K19/177 , G06F9/30
Abstract: According to examples, an apparatus may include a processor and a non-transitory computer readable medium having instructions that when executed by the processor, may cause the processor to partition a matrix of elements into a plurality of sub-matrices of elements. Each sub-matrix of the plurality of sub-matrices may include elements from a set of columns of the matrix of elements that includes a nonzero element. The processor may also assign elements of the plurality of sub-matrices to a plurality of crossbar devices to maximize a number of nonzero elements of the matrix of elements assigned to the crossbar devices.
-
公开(公告)号:US20250053482A1
公开(公告)日:2025-02-13
申请号:US18448690
申请日:2023-08-11
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Mashood Abdulla Kodavanji , Clarete Riana Crasta , Gautham Bhat Kumbla , Syed Ismail Faizan Barmawer , Sharad Singhal , Chinmay Ghosh
IPC: G06F11/14
Abstract: In some examples, a system combines modified data tracking structures in a plurality of computer nodes into a combined tracking data structure, where a modified data tracking structure includes indicators of modified data portions in a network-attached memory. The system stores the combined tracking data structure at the network-attached memory. As part of an incremental data backup operation, the system uses the combined tracking data structure to provide the modified data portions from the network-attached memory to a backup storage system.
-
公开(公告)号:US20250021273A1
公开(公告)日:2025-01-16
申请号:US18349318
申请日:2023-07-10
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Soumitra Chatterjee , Chinmay Ghosh , Mashood Abdulla Kodavanji , Sharad Singhal
IPC: G06F3/06
Abstract: In some examples, a processor receives a first request to allocate a memory region for a collective operation by process entities in a plurality of computer nodes. In response to the first request, the processor creates a virtual address for the memory region and allocates the memory region in a network-attached memory coupled to the plurality of computer nodes over a network. The processor correlates the virtual address to an address of the memory region in mapping information. The processor identifies the memory region in the network-attached memory by obtaining the address of the memory region from the mapping information using the virtual address in a second request. In response to the second request, the processor performs the collective operation.
-
公开(公告)号:US10726096B2
公开(公告)日:2020-07-28
申请号:US16159578
申请日:2018-10-12
Applicant: Hewlett Packard Enterprise Development LP
Inventor: Soumitra Chatterjee , Chinmay Ghosh , Mashood Abdulla Kodavanji , Mohan Parthasarathy
Abstract: Systems and methods are provided for sparse matrix vector multiplication with a matrix vector multiplication unit. The method includes partitioning a sparse matrix of entries into a plurality of sub-matrices; mapping each of the sub-matrices to one of a plurality of respective matrix vector multiplication engines; partitioning an input vector into a plurality of sub-vectors; computing, via each matrix vector multiplication engine, a plurality of intermediate result vectors each resulting from a multiplication of one of the sub-matrices and one of the sub-vectors; for each set of rows of the sparse matrix, adding elementwise the intermediate result vectors to produce a plurality of result sub-vectors; and concatenating the result sub-vectors to form a result vector.
-
7.
公开(公告)号:US20200159810A1
公开(公告)日:2020-05-21
申请号:US16191767
申请日:2018-11-15
Applicant: Hewlett Packard Enterprise Development LP
Inventor: Chinmay Ghosh , Soumitra Chatterjee , Mashood Abdulla Kodavanji , Mohan Parthasarathy
Abstract: Example implementations relate to domain specific programming language (DSL) compiler for large scale sparse matrices. A method can comprise partitioning a sparse matrix into a plurality of submatrices based on a sparse matrix representation and inputting each one of the submatrices into a respective one of a plurality of matrix-vector multiplication units (MVMUs) of a crossbar-based architecture.
-
公开(公告)号:US20240362163A1
公开(公告)日:2024-10-31
申请号:US18308953
申请日:2023-04-28
Applicant: Hewlett Packard Enterprise Development LP
Inventor: Soumitra Chatterjee , Chinmay Ghosh , Mashood Abdulla Kodavanji , Sharad Singhal
CPC classification number: G06F12/0284 , G06F13/16 , G06F2213/16
Abstract: Some examples relate to providing a fabric-attached memory (FAM) for applications using message passing procedure. In an example, a remotely accessible memory creation function of a message passing procedure is modified to include a reference to a region of memory in a FAM. A remotely accessible memory data structure representing a remotely accessible memory is created through the remotely accessible memory creation function. When an application calls a message passing function of the message passing procedure, a determination is made whether the remotely accessible memory data structure in the message passing function includes a reference to the region of memory in the FAM. In response to a determination that the remotely accessible memory data structure includes a reference to the region of memory in the FAM, the message passing function call is routed to a FAM message passing function corresponding to the message passing function.
-
9.
公开(公告)号:US20240362094A1
公开(公告)日:2024-10-31
申请号:US18308019
申请日:2023-04-27
Applicant: HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
Inventor: Chinmay Ghosh , Sharad Singhal , Porno Shome
IPC: G06F3/06
CPC classification number: G06F9/547 , G06F3/0604 , G06F3/0635 , G06F3/067
Abstract: In accordance with example implementations, a process includes receiving, by a connector that is associated with a compute node and is associated with a fabric-attached memory (FAM), an application programming interface (API) called to perform an operation that is associated with a hierarchical data format (HDF) object of an HDF file. The API call includes a HDF object identifier, which corresponds to the HDF object. The process includes, responsive to the request, based on the HDF object identifier, accessing, by the connector, mapping information that is stored in the FAM; and using, by the connector, the mapping information to identify a FAM descriptor corresponding to a first data item that is stored in the FAM and corresponds to the HDF object. The process includes, responsive to the request, serving, by the connector, the API call responsive to the identification of the FAM descriptor.
-
-
-
-
-
-
-
-