中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

5 records (took 0.013 seconds)

    SHARED MEMORY SYSTEM
    1.
    发明申请
    SHARED MEMORY SYSTEM 审中-公开
    共享内存系统

    公开(公告)号：US20160034392A1

    公开(公告)日：2016-02-04

    申请号：US14777132

    申请日：2013-03-28

    Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.

    Inventor： Gregg B. Lesartre ,  Andrew R. Wheeler ,  Russ W. Herrell

    IPC: G06F12/06 ,  G06F3/06 ,  G06F12/10

    CPC classification number: G06F12/0692 ,  G06F3/061 ,  G06F3/0664 ,  G06F3/0683 ,  G06F12/0284 ,  G06F12/10 ,  G06F12/1036 ,  G06F12/1072

    Abstract: A method for sending data from a local memory device in a first computing device to an external memory device in a second computing device is described herein. In one example, a method includes configuring the local memory device to store data for the external memory device and detecting a request for data from the external memory device. The method also includes translating a memory address that corresponds to the requested data from an external memory address to a local memory address. Additionally, the method includes retrieving the requested data based on the local memory address and sending the requested data to the second computing device.

    Abstract translation: 这里描述了一种从第一计算设备中的本地存储设备向第二计算设备中的外部存储设备发送数据的方法。 在一个示例中，一种方法包括配置本地存储器设备以存储外部存储器设备的数据并检测来自外部存储器设备的数据请求。 该方法还包括将对应于所请求的数据的存储器地址从外部存储器地址翻译成本地存储器地址。 另外，该方法包括基于本地存储器地址检索所请求的数据，并将所请求的数据发送到第二计算设备。

    Response Control for Memory Modules That Include or Interface With Non-Compliant Memory Technologies
    4.
    发明申请
    Response Control for Memory Modules That Include or Interface With Non-Compliant Memory Technologies 审中-公开
    内存模块的响应控制包含或接口与非兼容内存技术

    公开(公告)号：US20160170831A1

    公开(公告)日：2016-06-16

    申请号：US14907363

    申请日：2013-07-25

    Applicant: Hewlett-Packard Development Company, L.P.

    Inventor： Gregg B. Lesartre ,  Andrew R. Wheeler ,  John E. Tillema ,  Alan Jerome Wade

    IPC: G06F11/10 ,  G06F3/06 ,  G11C29/52

    CPC classification number: G06F11/1068 ,  G06F3/0619 ,  G06F3/064 ,  G06F3/0679 ,  G06F11/073 ,  G06F11/0757 ,  G06F13/16 ,  G06F13/1689 ,  G11C5/04 ,  G11C7/10 ,  G11C7/1063 ,  G11C29/022 ,  G11C29/50012 ,  G11C29/52 ,  G11C2029/0409

    Abstract: Example embodiments relate to response control for memory modules that include or interface with non-compliant memory technologies. A memory module may include an interface to a memory bus that complies with a data transfer standard, wherein the memory bus communicates with a memory controller, and an interface to a non-compliant memory technology that does not comply with the data transfer standard. The memory module may include a command monitoring circuit to determine whether a command from the memory controller has been or will be completed by the non-compliant memory circuit within a defined amount of time within which a command should be completed according to the data transfer standard. The memory module may include an error causing circuit that signals to the memory controller or an operating system when the command has not or will not complete within the defined amount of time.

    Abstract translation: 示例实施例涉及包含或不符合非兼容存储器技术的存储器模块的响应控制。 存储器模块可以包括符合数据传输标准的存储器总线的接口，其中存储器总线与存储器控制器通信，以及不符合数据传输标准的非兼容存储器技术的接口。 存储器模块可以包括命令监视电路，用于根据数据传输标准确定在指定的时间量内是否已经或将要由非兼容存储器电路完成指令 。 存储器模块可以包括错误引起电路，当命令​​在定义的时间量内没有或将不会完成时，该信号向存储器控制器或操作系统发信号。

    RECOVERING STRANDED DATA
    5.
    发明申请
    RECOVERING STRANDED DATA 审中-公开
    恢复数据

    公开(公告)号：US20160132413A1

    公开(公告)日：2016-05-12

    申请号：US14888338

    申请日：2013-07-30

    Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.

    Inventor： Andrew R. Wheeler ,  Gregg B. Lesartre

    IPC: G06F11/20 ,  G06F3/06

    CPC classification number: G06F11/2097 ,  G06F11/2025 ,  G06F11/203 ,  G06F11/2035 ,  G06F12/0246 ,  G06F2212/7208

    Abstract: A system and method for recovering stranded data from a non-volatile memory is provided. An example of a method includes copying data from a non-volatile memory (NVM) in a home node over a sideband interface and writing the data to a target memory region, wherein the target memory region is in a fail-over node.

    Abstract translation: 提供了一种用于从非易失性存储器中恢复绞合数据的系统和方法。 方法的示例包括通过边带接口从家庭节点中的非易失性存储器（NVM）复制数据并将数据写入目标存储器区域，其中目标存储器区域在故障转移节点中。

Patent Agency Ranking