利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

13 条记录 (耗时 0.065 秒)

    High Speed Fully Differential Resistor-Based Level Formatter
    1.
    发明申请
    High Speed Fully Differential Resistor-Based Level Formatter 有权
    高速全差分电阻式电平格式器

    公开(公告)号：US20110095798A1

    公开(公告)日：2011-04-28

    申请号：US12898020

    申请日：2010-10-05

    申请人： Hector Torres ,  Charles Parkhurst

    发明人： Hector Torres ,  Charles Parkhurst

    IPC分类号： H03K5/003

    CPC分类号： G01R31/31928 ,  H03K5/003 ,  H03K5/151

    摘要： A level formatter is provided that has differentially coupled closed loop current sources, each configured to precisely establish a current proportional to a reference voltage. A bridge circuit is differentially coupled to two supplementary current sources and controlled to rapidly switch the current from the supplementary current sources to produce output voltages at respective outputs that are approximately equal to respective ones of two reference voltages.

    摘要翻译： 提供了具有差分耦合的闭环电流源的电平格式器，每个电流源被配置为精确地建立与参考电压成比例的电流。 桥接电路差分耦合到两个辅助电流源并被控制以便从辅助电流源快速切换电流，以产生大致等于两个参考电压中的相应电压的相应输出处的输出电压。

    High speed fully differential resistor-based level formatter
    2.
    发明授权
    High speed fully differential resistor-based level formatter 有权
    高速全差分电阻式电平格式化器

    公开(公告)号：US08228108B2

    公开(公告)日：2012-07-24

    申请号：US12898020

    申请日：2010-10-05

    申请人： Hector Torres ,  Charles Parkhurst

    发明人： Hector Torres ,  Charles Parkhurst

    IPC分类号： H03K17/16 ,  H03K19/0175 ,  G05F1/10

    CPC分类号： G01R31/31928 ,  H03K5/003 ,  H03K5/151

    摘要： A level formatter is provided that has differentially coupled closed loop current sources, each configured to precisely establish a current proportional to a reference voltage. A bridge circuit is differentially coupled to two supplementary current sources and controlled to rapidly switch the current from the supplementary current sources to produce output voltages at respective outputs that are approximately equal to respective one of two reference voltages.

    摘要翻译： 提供了具有差分耦合的闭环电流源的电平格式器，每个电流源被配置为精确地建立与参考电压成比例的电流。 桥接电路差分耦合到两个辅助电流源，并被控制以从辅助电流源快速切换电流，以产生大致等于两个参考电压中的相应一个的相应输出处的输出电压。

    Toaster Crumb Trap Door
    3.
    发明公开
    Toaster Crumb Trap Door 审中-公开

    公开(公告)号：US20240032730A1

    公开(公告)日：2024-02-01

    申请号：US17873621

    申请日：2022-07-26

    申请人： Hector Torres

    发明人： Hector Torres

    IPC分类号： A47J37/08 ,  H05B1/02 ,  F24C15/14

    CPC分类号： A47J37/0871 ,  H05B1/0261 ,  F24C15/14

    摘要： The disclosure is the only product of its kind that has the capability of significantly reducing the time it takes to clean up leftover crumbs from regular toaster operation. The disclosure is uniquely designed with durable materials to ensure long term functionality and can be utilized to toast a wide variety of breads, pastries, and goods, etc. at the consumer's preference.

    FORM PROCESSING IN A USER INTERFACE WORKFLOW COMPOSITION TOOL
    4.
    发明申请
    FORM PROCESSING IN A USER INTERFACE WORKFLOW COMPOSITION TOOL 审中-公开
    用户界面工作流程组合工具中的表单处理

    公开(公告)号：US20110184870A1

    公开(公告)日：2011-07-28

    申请号：US13080632

    申请日：2011-04-05

    申请人： Mark Angel ,  Rob Arsenault ,  Kannan Chellappa ,  Max Copperman ,  Kendall Herrick ,  Randall McRee ,  Hector Torres

    发明人： Mark Angel ,  Rob Arsenault ,  Kannan Chellappa ,  Max Copperman ,  Kendall Herrick ,  Randall McRee ,  Hector Torres

    IPC分类号： G06Q10/00 ,  G06F3/048 ,  G06F17/30

    CPC分类号： G06F8/34 ,  G06F8/38 ,  G06Q10/06 ,  G06Q10/103

    摘要： A method for user interface workflow composition includes defining a form of different fields, at least one of the fields in the form referencing a business object providing access to data in an external data source that is different than at least one other data source for a correspondingly different one of the fields. A set of references to both human steps and automated steps of a workflow is loaded such, each human step referencing a corresponding user interface and each human step and automated step individually including contextual data. A human step is generated for the defined form and loading into the module. Graphical elements, each representative of a selected human or automated step, are visually placed into a canvas along with an individual graphical element representative of the defined form. Transitions are defined between the human and automated steps represented by corresponding graphical elements setting forth a user interface workflow. Finally, computer readable instructions are generated for the user interface workflow.

    摘要翻译： 用于用户界面工作流组合的方法包括定义不同字段的形式，所述表单中的至少一个字段引用业务对象，提供对外部数据源中的数据的访问，所述外部数据源与至少一个其他数据源不同， 不同的领域之一。 加载了对人类步骤和工作流程的自动化步骤的一组参考，每个人类步骤分别引用对应的用户界面和每个人类步骤以及自动化步骤，包括上下文数据。 为定义的形式生成人的步骤并加载到模块中。 图形元素，每个代表所选人或自动步骤的图形元素与表示所定义形式的单独图形元素一起被视觉地放置在画布中。 在通过设置用户界面工作流程的相应图形元素表示的人和自动步骤之间定义转换。 最后，为用户界面工作流生成计算机可读指令。

    Input current leakage correction for multi-channel LVDS front multiplexed repeaters
    6.
    发明授权
    Input current leakage correction for multi-channel LVDS front multiplexed repeaters 有权
    多通道LVDS前置复用中继器的输入电流泄漏校正

    公开(公告)号：US07208993B2

    公开(公告)日：2007-04-24

    申请号：US10386146

    申请日：2003-03-11

    申请人： Hector Torres ,  Mark W. Morgan ,  Julie Hwang

    发明人： Hector Torres ,  Mark W. Morgan ,  Julie Hwang

    IPC分类号： H03K17/62

    CPC分类号： H03K17/693 ,  H03K17/08122 ,  H03K2217/0018

    摘要： A high-speed front-multiplexed multi-channel LVDS-compatible repeater circuit that limits input leakage current levels in the event one or more input voltages of the circuit exceeds the supply voltage. The LVDS repeater includes a multiplexor having a plurality of differential inputs and at least one differential output. The multiplexor includes a plurality of transmission gates to allow any one of the differential inputs to be routed to any differential output. Each transmission gate includes a first PMOS transistor and an NMOS transistor. The multiplexor further includes first Schottky diodes coupled between Vcc and the back-gate nodes of the first PMOS transistors, and second PMOS transistors coupled as shunts between the gate nodes of the first PMOS transistors and the source nodes of the NMOS transistors. The first Schottky diodes block the back-gate diode-to-Vcc leakage current paths and the second PMOS transistors block the leakage current paths from the differential inputs to the first PMOS transistors when the input voltage exceeds Vcc.

    摘要翻译： 一种高速前置多路多路LVDS兼容中继器电路，在电路的一个或多个输入电压超过电源电压的情况下，限制输入漏电流电平。 LVDS中继器包括具有多个差分输入和至少一个差分输出的多路复用器。 多路复用器包括多个传输门，以允许任何一个差分输入被路由到任何差分输出。 每个传输门包括第一PMOS晶体管和NMOS晶体管。 多路复用器还包括耦合在第一PMOS晶体管的Vcc和后栅极节点之间的第一肖特基二极管，以及作为第一PMOS晶体管的栅极节点和NMOS晶体管的源节点之间的并联耦合的第二PMOS晶体管。 当输入电压超过Vcc时，第一肖特基二极管阻挡背栅极二极管至Vcc漏电流路径，并且第二PMOS晶体管阻断从差分输入到第一PMOS晶体管的漏电流路径。

    High speed, low power LVDS driver
    8.
    发明申请
    High speed, low power LVDS driver 审中-公开
    高速，低功耗LVDS驱动

    公开(公告)号：US20050007162A1

    公开(公告)日：2005-01-13

    申请号：US10614846

    申请日：2003-07-08

    申请人： Hector Torres

    发明人： Hector Torres

    IPC分类号： H04L25/02 ,  H03B1/00

    CPC分类号： H04L25/028 ,  H04L25/0272 ,  H04L25/029

    摘要： A driver circuit (20) including a differential first pair of transistors (Q1, Q2), a voltage drive stage (26) including a second pair of transistors (Q3, Q4), a first pair of nodes (N1, N2) coupled to the first pair of transistors (Q1, Q2) and to the second pair of transistors (Q3, Q4), a second pair of nodes (N3, N4) coupled to the second pair of transistors (Q3, Q4), and a dynamic current switch (28) coupled to the second pair of nodes.

    摘要翻译： 一种包括差分第一对晶体管（Q1，Q2）的驱动器电路（20），包括第二对晶体管（Q3，Q4）的电压驱动级（26），耦合到 第一对晶体管（Q1，Q2）和第二对晶体管（Q3，Q4），耦合到第二对晶体管（Q3，Q4）的第二对节点（N3，N4）和动态电流 开关（28）耦合到第二对节点。

    Apparatus for regulating voltage
    9.
    发明授权
    Apparatus for regulating voltage 有权
    用于调节电压的装置

    公开(公告)号：US07570108B2

    公开(公告)日：2009-08-04

    申请号：US10695604

    申请日：2003-10-28

    申请人： Mark W. Morgan ,  Yanli Fan ,  Hector Torres

    发明人： Mark W. Morgan ,  Yanli Fan ,  Hector Torres

    IPC分类号： G06G7/12 ,  G06G7/26

    CPC分类号： G05F1/56

    摘要： An apparatus for regulating voltage for at least one differential transistor pair having a voltage follower buffer, the voltage follower section having a first voltage-temperature response, includes: (a) a differential amplifier having two input loci and an output locus, a first input locus of the two input loci receiving a reference voltage; (b) a temperature responsive unit coupled between the output locus and ground; and (c) a feedback line coupled between the temperature responsive unit and a second input locus of the two input loci. The temperature responsive unit has a second voltage-temperature response similar to the first voltage-temperature response.

    摘要翻译： 一种用于调节具有电压跟随器缓冲器的至少一个差分晶体管对的电压的装置，所述电压跟随器部分具有第一电压 - 温度响应，包括：（a）具有两个输入轨迹和输出轨迹的差分放大器，第一输入 接收参考电压的两个输入轨迹的轨迹; （b）耦合在输出轨迹和地之间的温度响应单元; 和（c）耦合在温度响应单元和两个输入轨迹的第二输入轨迹之间的反馈线。 温度响应单元具有类似于第一电压 - 温度响应的第二电压 - 温度响应。