-
公开(公告)号：US20170141132A1
公开(公告)日：2017-05-18
申请号：US15105032
申请日：2015-08-31
发明人： Xiaobin Yin , Chuanbao Chen , Dongling Sun , Lisen Wang
IPC分类号： H01L27/12 , G02F1/1362 , H01L27/32 , G02F1/1343 , H01L29/786 , G02F1/1368 , G02F1/1333
CPC分类号： H01L27/1244 , G02F1/133345 , G02F1/134309 , G02F1/13439 , G02F1/136227 , G02F1/136286 , G02F1/1368 , G02F2001/13606 , G02F2201/121 , G02F2201/123 , H01L27/1222 , H01L27/1248 , H01L27/3223 , H01L27/3248 , H01L27/3262 , H01L29/41733 , H01L29/78606 , H01L29/78618
摘要： The present disclosure provides a pixel unit and a method for producing the same, an array substrate and a display apparatus. The pixel unit includes: a thin film transistor; an insulation layer formed at least on a drain electrode of the thin film transistor and formed therein with a via hole which extends through the insulation layer to expose the drain electrode of the thin film transistor below the insulation layer; a pixel electrode formed on the insulation layer and electrically connected to the drain electrode of the thin film transistor at the via hole; and at least one elevating layer formed below the via hole and located below a part of the drain electrode exposed from the via hole such that the exposed part has a height greater than the height of the parts of the drain electrode adjacent to the exposed part. The depth and slope of the via hole is reduced by adding the elevating layer below the via hole. The elevating layer may be made from the gate metal layer and/or the active layer that are not etched off in process without increasing any production cost and process difficulty.
-
公开(公告)号：US11126048B2
公开(公告)日：2021-09-21
申请号：US15776455
申请日：2017-09-22
发明人： Hao Chu , Yue Shi , Chuanbao Chen
IPC分类号： G02F1/1362 , G02F1/1368 , H01L27/12
摘要： An array substrate includes gate lines, data lines, and pixel units defined by adjacent gate lines and adjacent data lines, the gate lines, the data lines, and the pixel units being formed on a substrate, wherein the gate line gradually becomes wider from a driving start end to a driving terminal end. on the array substrate.
-
公开(公告)号：US09985054B2
公开(公告)日：2018-05-29
申请号：US15102275
申请日：2015-09-21
发明人： Chuanbao Chen , Juncai Ma , Jie Yang
IPC分类号： G02F1/136 , H01L27/12 , G02F1/1362 , G02F1/1335 , G02F1/1345 , G02F1/1368 , G02F1/1333
CPC分类号： H01L27/1255 , G02F1/133345 , G02F1/133514 , G02F1/13454 , G02F1/136213 , G02F1/136286 , G02F1/1368 , G02F2001/133397 , G02F2001/13606 , G02F2001/13629 , G02F2001/136295 , H01L27/02
摘要： The present disclosure provides an array substrate and a display device that can suppress the adverse effects in display due to difference in gray-scale luminance of adjacent two rows caused by variation in capacitance of adjacent two rows of TFTs as the result of displacement of the data lines. Scan lines and data lines crossing each other are arranged on the array substrate. Each row of the scan lines is provided with a gate driver circuit, wherein each row of the scan lines is further provided with a compensation capacitor connected to the gate driver circuit, the compensation capacitor including a first metal layer and a second metal layer that are overlapped with each other to form an overlap region at which the first metal layer is isolated from the second metal layer by an insulation layer, wherein the compensation capacitor in an Nth row has a capacitance that changes in a direction opposite to the direction in which the capacitance of the compensation capacitor in an N+1th row changes, and the compensation capacitor in the Nth row has a capacitance that changes in the same direction as the direction in which the capacitance of a thin film transistor capacitor in the N+1th row changes, where N is a natural number greater than or equal to 1.
-
4.发明申请公开(公告)号：US20200168284A1
公开(公告)日：2020-05-28
申请号：US16417875
申请日：2019-05-21
发明人： Chaozhi Yu , Chuanbao Chen , Bowen Qu , Huaiwei Yang , Kaidi Fang , Weiguo Yang
摘要： A shift register unit and a driving method thereof, a gate driving circuit, a display panel and a display device are disclosed. The shift register unit includes a shift circuit and a signal transmission circuit, the output terminal of the shift circuit is connected with the signal transmission circuit, and the shift circuit is configured to output a driving signal to the signal transmission circuit; the signal transmission circuit is configured to be connected to a first input node to receive a touch modulation signal, to output the touch modulation signal to an output node, and to feed back a touch detection signal to the first input node in response to a first level of the driving signal.
-
公开(公告)号：US10332917B2
公开(公告)日：2019-06-25
申请号：US15105032
申请日：2015-08-31
发明人： Xiaobin Yin , Chuanbao Chen , Dongling Sun , Lisen Wang
IPC分类号： G02F1/136 , H01L27/12 , H01L27/32 , G02F1/1333 , G02F1/1343 , G02F1/1362 , G02F1/1368 , H01L29/417 , H01L29/786
摘要： The present disclosure provides a pixel unit and a method for producing the same, an array substrate and a display apparatus. The pixel unit includes: a thin film transistor; an insulation layer formed at least on a drain electrode of the thin film transistor and formed therein with a via hole which extends through the insulation layer to expose the drain electrode of the thin film transistor below the insulation layer; a pixel electrode formed on the insulation layer and electrically connected to the drain electrode of the thin film transistor at the via hole; and at least one elevating layer formed below the via hole and located below a part of the drain electrode exposed from the via hole such that the exposed part has a height greater than the height of the parts of the drain electrode adjacent to the exposed part. The depth and slope of the via hole is reduced by adding the elevating layer below the via hole. The elevating layer may be made from the gate metal layer and/or the active layer that are not etched off in process without increasing any production cost and process difficulty.
-
公开(公告)号：US10319747B2
公开(公告)日：2019-06-11
申请号：US15508102
申请日：2016-07-01
发明人： Chuanbao Chen , Jie Yang , Xiaobin Yin
IPC分类号： H01L27/12 , G02F1/1343 , G02F1/1362 , G02F1/1337 , H01L29/417 , H01L29/423 , G02F1/1368
摘要： An array substrate includes: a plurality of pixels including sub-pixels forming a matrix, each sub-pixel including a pair of sub-pixel portions; a plurality of data lines; a plurality of gate lines intersecting with the plurality of data lines; and a plurality of pairs of transistors configured to control the plurality of pairs of sub-pixel portions; wherein: each pair of transistors are disposed adjacent to an intersection between a gate line and a data line, across at least one of the gate line or the data line, and are configured to control a pair of sub-pixel portions in neighboring rows or columns of sub-pixel portions.
-
公开(公告)号：US11216110B2
公开(公告)日：2022-01-04
申请号：US16072911
申请日：2018-01-05
发明人： Chuanbao Chen , Yuanning Xu
IPC分类号： G06F3/041 , G06F3/044 , G02F1/1333 , H01L27/32
摘要： The present disclosure provides a touch substrate, a touch display panel, and a touch display device. The touch substrate includes: a base substrate, an integrated circuit element disposed on the base substrate and located in a border area, a plurality of touch electrodes arranged in an array on the base substrate and located in a touch area, as well as touch leads configured to electrically connect the integrated circuit element to each of the touch electrodes. The plurality of touch electrodes are divided into a first group directly adjacent to the integrated circuit element and a second group spaced apart from the integrated circuit element by the first group. Each touch electrode in the second group is electrically connected to the integrated circuit element through two touch leads, respectively, and each touch electrode in the first group is electrically connected to the integrated circuit element through one touch lead.
-
公开(公告)号：US10651204B2
公开(公告)日：2020-05-12
申请号：US15141532
申请日：2016-04-28
发明人： Chuanbao Chen , Yan Wang
IPC分类号： H01L27/12 , G02F1/1362 , G02F1/1343
摘要： An array substrate, a method for manufacturing the array substrate and a display device are provided. The array substrate includes a gate electrode, a gate line, a gate insulation layer, a source electrode, a drain electrode, a data line, a common electrode and a common electrode line arranged on base substrate. The common electrode line is directly connected to the common electrode.
-
公开(公告)号：US10466557B2
公开(公告)日：2019-11-05
申请号：US15519370
申请日：2016-02-05
发明人： Chuanbao Chen , Juncai Ma
IPC分类号： G02F1/1368 , G02F1/1343 , G02F1/1362 , H01L27/12 , H01L29/786
摘要： An array substrate, manufacturing method thereof, and display device. The array substrate comprises a subpixel unit, and the subpixel unit comprises: a first transparent common electrode a pixel electrode disposed over and insulated from the first transparent common electrode, wherein an orthographic projection of the first transparent common electrode on a surface where the pixel electrode is located has an overlapping portion with the pixel electrode; and a second transparent common electrode disposed over and insulated from the pixel electrode.
-
公开(公告)号：US20170227803A1
公开(公告)日：2017-08-10
申请号：US15519370
申请日：2016-02-05
发明人： Chuanbao Chen , Juncai Ma
IPC分类号： G02F1/1368 , G02F1/1362 , H01L27/12 , G02F1/1343
CPC分类号： G02F1/1368 , G02F1/134309 , G02F1/13439 , G02F1/136286 , G02F2001/134318 , G02F2001/134345 , G02F2001/134381 , G02F2201/121 , G02F2201/123 , G02F2201/40 , H01L27/1222 , H01L27/1225 , H01L27/124 , H01L27/1248 , H01L27/1259 , H01L29/78678 , H01L29/7869
摘要： An array substrate, manufacturing method thereof, and display device. The array substrate comprises a subpixel unit, and the subpixel unit comprises: a first transparent common electrode; a pixel electrode disposed over and insulated from the first transparent common electrode, wherein an orthographic projection of the first transparent common electrode on a surface where the pixel electrode is located has an overlapping portion with the pixel electrode; and a second transparent common electrode disposed over and insulated from the pixel electrode.
-
-
-
-
-
-
-
-
-
搜索结果
16 条记录 (耗时 0.028 秒)
