-
公开(公告)号：US20060092737A1
公开(公告)日：2006-05-04
申请号：US11265894
申请日：2005-11-03
IPC分类号： G11C7/02
CPC分类号： G11C13/0064 , G11C13/004 , G11C13/0069 , G11C2013/0054 , G11C2213/79
摘要： A memory includes: memory elements arranged in a matrix, each memory element having such characteristics that when an electric signal at a level equal to or higher than that of a first threshold signal is applied to the memory element, the resistance thereof is changed from a high value to a low value, and when an electric signal at a level equal to or higher than that of a second threshold signal is applied thereto, the resistance is changed from the low value to the high value, the polarities of the first and second threshold signals being different from each other; electric circuits for applying electric signals to the memory elements; and detection units each for measuring a current flowing through the corresponding memory element or a voltage applied thereto from the start of the application of electric signals to detect whether the resistance is high or low.
摘要翻译： 存储器包括：排列成矩阵的存储器元件，每个存储元件具有这样的特性，即当等于或高于第一阈值信号的电信号被施加到存储元件时，其电阻从 高值为低值，当施加等于或高于第二阈值信号的电信号时，电阻从低值变为高值，第一和第二极性的极性 阈值信号彼此不同; 用于向存储元件施加电信号的电路; 以及各自的检测单元，用于测量从开始施加电信号开始流过相应的存储元件的电流或施加到其上的电压，以检测电阻是高还是低。
-
公开(公告)号：US07719873B2
公开(公告)日：2010-05-18
申请号：US11265894
申请日：2005-11-03
IPC分类号： G11C11/00
CPC分类号： G11C13/0064 , G11C13/004 , G11C13/0069 , G11C2013/0054 , G11C2213/79
摘要： A memory includes: memory elements arranged in a matrix, each memory element having such characteristics that when an electric signal at a level equal to or higher than that of a first threshold signal is applied to the memory element, the resistance thereof is changed from a high value to a low value, and when an electric signal at a level equal to or higher than that of a second threshold signal is applied thereto, the resistance is changed from the low value to the high value, the polarities of the first and second threshold signals being different from each other; electric circuits for applying electric signals to the memory elements; and detection units each for measuring a current flowing through the corresponding memory element or a voltage applied thereto from the start of the application of electric signals to detect whether the resistance is high or low.
摘要翻译： 存储器包括：排列成矩阵的存储器元件，每个存储元件具有这样的特性，即当等于或高于第一阈值信号的电信号被施加到存储元件时，其电阻从 高值为低值，当施加等于或高于第二阈值信号的电信号时，电阻从低值变为高值，第一和第二极性的极性 阈值信号彼此不同; 用于向存储元件施加电信号的电路; 以及各自的检测单元，用于测量从开始施加电信号开始流过相应的存储元件的电流或施加到其上的电压，以检测电阻是高还是低。
-
公开(公告)号：US20070012959A1
公开(公告)日：2007-01-18
申请号：US11456436
申请日：2006-07-10
IPC分类号： H01L29/80
CPC分类号： H01L27/2472 , G11C13/0007 , G11C13/0011 , G11C2213/31 , G11C2213/79 , H01L27/2436 , H01L45/085 , H01L45/1233 , H01L45/1266 , H01L45/146
摘要： The present invention is to provide a memory device including: a plurality of memory cells that each include a memory element having a memory layer and first and second electrodes that sandwich the memory layer, the plurality of memory cells being divided into memory blocks of m columns by n rows (m and n are each an integer of not less than 1, m+n≧3), the memory elements in the same memory block having the first electrode that is formed of a single layer in common to the memory elements; and a voltage application unit that applies any voltage to the first electrode of the memory block.
摘要翻译： 本发明提供一种存储器件，包括：多个存储单元，每个存储单元包括具有存储层的存储元件和夹持存储层的第一和第二电极，多个存储单元被分成m列的存储块 由n行（m和n各自为不小于1的整数，m + n> = 3），相同存储块中的存储元件具有由存储元件共同的单层形成的第一电极 ; 以及向存储块的第一电极施加任何电压的电压施加单元。
-
公开(公告)号：US07345908B2
公开(公告)日：2008-03-18
申请号：US11456436
申请日：2006-07-10
IPC分类号： G11C11/00
CPC分类号： H01L27/2472 , G11C13/0007 , G11C13/0011 , G11C2213/31 , G11C2213/79 , H01L27/2436 , H01L45/085 , H01L45/1233 , H01L45/1266 , H01L45/146
摘要： The present invention is to provide a memory device including: a plurality of memory cells that each include a memory element having a memory layer and first and second electrodes that sandwich the memory layer, the plurality of memory cells being divided into memory blocks of m columns by n rows (m and n are each an integer of not less than 1, m+n≧3), the memory elements in the same memory block having the first electrode that is formed of a single layer in common to the memory elements; and a voltage application unit that applies any voltage to the first electrode of the memory block.
摘要翻译： 本发明提供一种存储器件，包括：多个存储单元，每个存储单元包括具有存储层的存储元件和夹持存储层的第一和第二电极，多个存储单元被分成m列的存储块 由n行（m和n各自为不小于1的整数，m + n> = 3），相同存储块中的存储元件具有由存储元件共同的单层形成的第一电极 ; 以及向存储块的第一电极施加任何电压的电压施加单元。
-
公开(公告)号：US20060279983A1
公开(公告)日：2006-12-14
申请号：US11422483
申请日：2006-06-06
IPC分类号： G11C11/00
CPC分类号： G11C13/003 , G11C13/0004 , G11C13/0007 , G11C13/0069 , G11C2013/0078 , G11C2213/15 , G11C2213/34 , G11C2213/76 , G11C2213/79
摘要： A storage device includes a storage element having first and second terminals that cause a first electrical characteristic change when an electric signal of a first threshold level or higher is applied and that cause a second electrical characteristic change, which is asymmetrical to the first electrical characteristic change, when an electric signal of a second threshold level or higher, the polarity of the electric signal of the second threshold level or higher being different from the polarity of the electric signal of the first threshold level or higher, is applied; and a unipolar transistor connected in series with the storage element. One of the first terminal and the second terminal of the storage element is electrically connected to the unipolar transistor. The unipolar transistor has a negative polarity or a positive polarity in accordance with the first terminal or the second terminal electrically connected to the unipolar transistor.
摘要翻译： 存储装置包括具有第一和第二端子的存储元件，当施加第一阈值电平或更高的电信号并且引起与第一电特性变化不对称的第二电特性变化时，第一和第二端子引起第一电特性变化 当施加第二阈值以上的电信号时，施加与第一阈值电平以上的电信号的极性不同的第二阈值电平以上的电信号的极性; 以及与存储元件串联连接的单极晶体管。 存储元件的第一端子和第二端子之一电连接到单极晶体管。 单极晶体管根据与单极晶体管电连接的第一端子或第二端子具有负极性或正极性。
-
公开(公告)号：US07336520B2
公开(公告)日：2008-02-26
申请号：US11422483
申请日：2006-06-06
IPC分类号： G11C11/00
CPC分类号： G11C13/003 , G11C13/0004 , G11C13/0007 , G11C13/0069 , G11C2013/0078 , G11C2213/15 , G11C2213/34 , G11C2213/76 , G11C2213/79
摘要： A storage device includes a storage element having first and second terminals that cause a first electrical characteristic change when an electric signal of a first threshold level or higher is applied and that cause a second electrical characteristic change, which is asymmetrical to the first electrical characteristic change, when an electric signal of a second threshold level or higher, the polarity of the electric signal of the second threshold level or higher being different from the polarity of the electric signal of the first threshold level or higher, is applied; and a unipolar transistor connected in series with the storage element. One of the first terminal and the second terminal of the storage element is electrically connected to the unipolar transistor. The unipolar transistor has a negative polarity or a positive polarity in accordance with the first terminal or the second terminal electrically connected to the unipolar transistor.
摘要翻译： 存储装置包括具有第一和第二端子的存储元件，当施加第一阈值电平或更高的电信号并且引起与第一电特性变化不对称的第二电特性变化时，第一和第二端子引起第一电特性变化 当施加第二阈值以上的电信号时，施加与第一阈值电平以上的电信号的极性不同的第二阈值电平以上的电信号的极性; 以及与存储元件串联连接的单极晶体管。 存储元件的第一端子和第二端子之一电连接到单极晶体管。 单极晶体管根据与单极晶体管电连接的第一端子或第二端子具有负极性或正极性。
-
公开(公告)号：US07242606B2
公开(公告)日：2007-07-10
申请号：US11225593
申请日：2005-09-13
申请人： Hidenari Hachino , Nobumichi Okazaki , Wataru Otsuka , Tomohito Tsushima , Tsutomu Sagara , Chieko Nakashima , Hironobu Mori , Hajime Nagao
发明人： Hidenari Hachino , Nobumichi Okazaki , Wataru Otsuka , Tomohito Tsushima , Tsutomu Sagara , Chieko Nakashima , Hironobu Mori , Hajime Nagao
IPC分类号： G11C11/00
CPC分类号： G11C13/02 , G11C13/0069 , G11C2213/79
摘要： A storage apparatus includes memory devices each having a storage element with a characteristic that the application of an electric signal not lower than a first threshold signal allows the storage element to shift from a high resistance value state to a low resistance value state, and that the application of an electric signal not lower than a second threshold signal, which has a polarity different from that of the first threshold signal, allows the storage element to shift form a low resistance value state to a high resistance value state, and a circuit element connected to the storage element in series to be a load; wherein the memory devices are arranged in a matrix and one terminal of each of the memory devices is connected to a common line; and wherein an intermediate potential between a power supply potential and a ground potential is applied to the common line.
摘要翻译： 一种存储装置，具有各自具有存储元件的存储器件，该存储元件具有不低于第一阈值信号的电信号的施加使得存储元件从高电阻值状态向低电阻值状态移动的特征， 施加不低于第一阈值信号极性的第二阈值信号的电信号允许存储元件从低电阻值状态移位到高电阻值状态，并且连接的电路元件 将串联的存储元件作为负载; 其中所述存储器件被布置在矩阵中，并且每个所述存储器件的一个端子连接到公共线; 并且其中电源电位和接地电位之间的中间电位被施加到公共线。
-
公开(公告)号：US07423902B2
公开(公告)日：2008-09-09
申请号：US11420290
申请日：2006-05-25
IPC分类号： G11C11/14
CPC分类号： G11C11/22 , G11C13/0004 , G11C13/0007 , G11C13/0011 , G11C13/0061 , G11C13/0069 , G11C13/0097 , G11C2213/31 , G11C2213/79
摘要： A storage device includes memory cells disposed in a matrix. The memory cells each include a storage element whose resistance changes from a higher state to a lower state when an electric signal of a first threshold level or higher is applied and whose resistance changes from the lower state to the higher state when an electric signal of a second threshold level or higher whose polarity is different from the polarity of the electric signal of the first threshold level or higher is applied, and a circuit element connected in series with the storage element. In a state in which an erasing voltage is applied to at least one memory cell on which erasing is currently being performed, after the lapse of a predetermined time from the application, an erasing voltage is applied to at least one memory cell on which erasing is to be next performed.
摘要翻译： 存储装置包括设置在矩阵中的存储单元。 存储单元各自包括存储元件，当第一阈值电平或更高的电信号被施加时，其电阻从较高状态变化到较低状态，并且当电信号为 施加极性与第一阈值或更高的电信号的极性不同的第二阈值电平，以及与存储元件串联连接的电路元件。 在将擦除电压施加到至少一个存储单元的状态下，当前正在进行擦除的存储单元中，在从应用经过预定时间之后，将擦除电压施加到至少一个存储单元，擦除是 接下来执行。
-
公开(公告)号：US07372718B2
公开(公告)日：2008-05-13
申请号：US11243342
申请日：2005-10-04
申请人： Hajime Nagao , Hidenari Hachino , Tsutomu Sagara , Hironobu Mori , Nobumichi Okazaki , Wataru Ootsuka , Tomohito Tsushima , Chieko Nakashima
发明人： Hajime Nagao , Hidenari Hachino , Tsutomu Sagara , Hironobu Mori , Nobumichi Okazaki , Wataru Ootsuka , Tomohito Tsushima , Chieko Nakashima
CPC分类号： G11C13/00 , G11C13/0069 , G11C2013/0078 , G11C2013/009 , G11C2213/79
摘要： A storage device includes a storage element having characteristics such that the resistance value thereof changes from a high state to a low state as a result of an electrical signal higher than or equal to a first threshold signal being applied and changes from a low state to a high state as a result of an electrical signal higher than or equal to a second threshold signal whose polarity differs from that of the first threshold signal being applied; and a circuit element that is connected in series to the storage element and that serves as a load, the storage element and the circuit element forming a memory cell, and the memory cells being arranged in a matrix, wherein the resistance value of the circuit element when the storage element is read differs from the resistance value when the storage element is written or erased.
摘要翻译： 存储装置包括存储元件，其具有使得其电阻值由于高于或等于施加的第一阈值信号的电信号而从高状态变为低状态的特性，并且从低状态改变为 作为高于或等于极性与施加的第一阈值信号的极性不同的第二阈值信号的电信号的结果的高状态; 以及电路元件，其与所述存储元件串联连接并用作负载，所述存储元件和所述电路元件形成存储单元，并且所述存储单元被布置成矩阵，其中所述电路元件的电阻值 当存储元件被读取时与存储元件被写入或擦除时的电阻值不同。
-
公开(公告)号：US20070153564A1
公开(公告)日：2007-07-05
申请号：US11420290
申请日：2006-05-25
IPC分类号： G11C11/00
CPC分类号： G11C11/22 , G11C13/0004 , G11C13/0007 , G11C13/0011 , G11C13/0061 , G11C13/0069 , G11C13/0097 , G11C2213/31 , G11C2213/79
摘要： A storage device includes memory cells disposed in a matrix. The memory cells each include a storage element whose resistance changes from a higher state to a lower state when an electric signal of a first threshold level or higher is applied and whose resistance changes from the lower state to the higher state when an electric signal of a second threshold level or higher whose polarity is different from the polarity of the electric signal of the first threshold level or higher is applied, and a circuit element connected in series with the storage element. In a state in which an erasing voltage is applied to at least one memory cell on which erasing is currently being performed, after the lapse of a predetermined time from the application, an erasing voltage is applied to at least one memory cell on which erasing is to be next performed.
摘要翻译： 存储装置包括设置在矩阵中的存储单元。 存储单元各自包括存储元件，当第一阈值电平或更高的电信号被施加时，其电阻从较高状态变化到较低状态，并且当电信号为 施加极性与第一阈值或更高的电信号的极性不同的第二阈值电平，以及与存储元件串联连接的电路元件。 在将擦除电压施加到至少一个存储单元的状态下，当前正在进行擦除的存储单元中，在从应用经过预定时间之后，将擦除电压施加到至少一个存储单元，擦除是 接下来执行。
-
-
-
-
-
-
-
-
-
搜索结果
31 条记录 (耗时 0.028 秒)
