Ratio circuit
    1.
    发明授权

    公开(公告)号:US06410966B1

    公开(公告)日:2002-06-25

    申请号:US09880205

    申请日:2001-06-13

    IPC分类号: H01L2976

    摘要: The purpose of this invention is to ensure an active use of the inverse short-channel effect in the ratio circuit and to guarantee stable operation at low power source voltage. In this ratio circuit, N-channel MOS transistor 12 of CMOS circuit 10 on one side forms the drive element, while P-channel MOS transistor 18 of CMOS circuit 16 on the other side forms the load element. Said N-channel MOS transistor 12 on the drive side and P-channel MOS transistor 16 on the load side have their drain terminals electrically connected to each other through transfer gate 22 made of N-channel MOS transistor. MOS transistor 12 on the drive side has a single channel CHa with the inverse short-channel effect. MOS transistor 18 on the load side has plural, e.g., two, channels CHb1 and CHb2, connected in tandem, each of which displays the inverse short-channel effect.

    Latch ratio circuit with plural channels
    2.
    发明授权
    Latch ratio circuit with plural channels 有权
    具有多个通道的锁存比电路

    公开(公告)号:US06285227B1

    公开(公告)日:2001-09-04

    申请号:US09532254

    申请日:2000-03-22

    IPC分类号: H03K3289

    CPC分类号: H03K3/012 H03K3/356156

    摘要: The purpose of this invention is to ensure an active use of the inverse short-channel effect in the ratio circuit and to guarantee stable operation at low power source voltage. In this ratio circuit, N-channel MOS transistor 12 of CMOS circuit 10 on one side forms the drive element, while P-channel MOS transistor 18 of CMOS circuit 16 on the other side forms the load element. Said N-channel MOS transistor 12 on the drive side and P-channel MOS transistor 16 on the load side have their drain terminals electrically connected to each other through transfer gate 22 made of N-channel MOS transistor. MOS transistor 12 on the drive side has a single channel CHa with the inverse short-channel effect. MOS transistor 18 on the load side has plural, e.g., two, channels CHb1 and CHb2, connected in tandem, each of which displays the inverse short-channel effect.

    摘要翻译: 本发明的目的是确保在比率电路中积极使用反向短通道效应,并保证在低电源电压下的稳定运行。 在该比例电路中,一方的CMOS电路10的N沟道MOS晶体管12形成驱动元件,而另一侧的CMOS电路16的P沟道MOS晶体管18形成负载元件。 驱动侧的所述N沟道MOS晶体管12和负载侧的P沟道MOS晶体管16的漏极端子通过由N沟道MOS晶体管构成的传输门22彼此电连接。 驱动侧的MOS晶体管12具有具有反向短通道效应的单通道CHa。 负载侧的MOS晶体管18具有串联连接的多个,例如两个通道CHb1和CHb2,每个通道显示反向短通道效应。

    Suppressing the leakage current in an integrated circuit
    3.
    发明申请
    Suppressing the leakage current in an integrated circuit 审中-公开
    抑制集成电路中的漏电流

    公开(公告)号:US20050068059A1

    公开(公告)日:2005-03-31

    申请号:US10962893

    申请日:2004-10-12

    摘要: A semiconductor integrated circuit wherein the circuit area can be minimized, and defects can be detected reliably during a standby status while maintaining the reliability of a gate oxide film. Switching circuit 20 is provided between logic circuit 10 and source voltage Vdd supply terminal. While in an operating status, 0 V voltage is applied to the gate of transistor MP0 of switching circuit 20, and bias voltage VB equal to or slightly lower than source voltage Vdd is applied to its channel region in order to reduce the threshold voltage of transistor MP0 and increase its current driving capability. While in a standby status, a voltage equal to source voltage Vdd is applied to the gate of transistor MP0, a voltage lower than the source voltage is applied to the source, and bulk bias voltage VB equal to or higher than source voltage Vdd is applied to the channel region in order to minimize the drain current of transistor MP0, so that current path of logic circuit 10 is cut off, and the occurrence of leakage current is suppressed.

    摘要翻译: 一种半导体集成电路,其中电路面积可以最小化,并且在待机状态期间可以可靠地检测缺陷,同时保持栅氧化膜的可靠性。 开关电路20设置在逻辑电路10和源电压Vdd供电端子之间。 在工作状态下,将0V电压施加到开关电路20的晶体管MP0的栅极,并将等于或略低于源极电压Vdd的偏置电压VB施加到其沟道区,以便降低晶体管的阈值电压 MP0并提高其目前的驾驶能力。 在待机状态下,将等于源极电压Vdd的电压施加到晶体管MP0的栅极,将低于源极电压的电压施加到源极,施加等于或高于源极电压Vdd的体偏置电压Vdd 到沟道区域,以使晶体管MP0的漏极电流最小化,使得逻辑电路10的电流路径被切断,并且抑制了泄漏电流的发生。

    High speed semiconductor circuit having low power consumption
    5.
    发明授权
    High speed semiconductor circuit having low power consumption 有权
    具有低功耗的高速半导体电路

    公开(公告)号:US06741098B2

    公开(公告)日:2004-05-25

    申请号:US09884662

    申请日:2001-06-19

    IPC分类号: H03K301

    CPC分类号: H01L27/0928 H03K19/0016

    摘要: A semiconductor circuit which can restrain increase in manufacturing cost and layout area to a minimum level and can realize high speed and low power consumption. Bias voltages with different levels are generated corresponding to a mode control signal by a bias voltage supply circuit comprising PMOS transistors P2 and P3 which have different voltages applied to the respective sources and the mode control signal input to the gates. The generated bias voltages are supplied to the n-wells of PMOS transistors. During operation, a bias voltage that is almost the same as the operation voltage is applied to the n-wells of PMOS transistors. During standby, a bias voltage higher than the operation voltage is supplied to the aforementioned n-wells of PMOS transistors. In this way, the driving currents of the transistors can be kept at a high level during operation, while leakage currents of the transistors can be restrained during standby. Consequently, high speed and low power consumption can be realized.

    摘要翻译: 一种可以将制造成本和布局面积增加到最低限度的半导体电路,并且可以实现高速度和低功耗。 通过包括施加到各个源的不同电压的PMOS晶体管P2和P3的偏置电压供给电路和输入到门的模式控制信号,对应于模式控制信号产生具有不同电平的偏置电压。 产生的偏置电压被提供给PMOS晶体管的n阱。 在操作期间,将与工作电压几乎相同的偏置电压施加到PMOS晶体管的n阱。 在待机期间,将高于工作电压的偏置电压提供给PMOS晶体管的上述n阱。 以这种方式,晶体管的驱动电流可以在工作期间保持在高电平,同时可以在待机期间抑制晶体管的漏电流。 因此,可以实现高速度和低功耗。

    Semiconductor integrated circuit
    6.
    发明授权
    Semiconductor integrated circuit 有权
    半导体集成电路

    公开(公告)号:US06603328B2

    公开(公告)日:2003-08-05

    申请号:US09974696

    申请日:2001-10-10

    IPC分类号: G01R3126

    摘要: The objective of this invention is to provide a type of semiconductor integrated circuit which can lessen solution in the circuit area to the minimum necessary level, and can lessen the leakage current in the standby state so as to cut the power consumption, and which allows Iddq test to determine whether it is passed or defective. Logic circuit 10 composed of low threshold voltage transistors and switching circuit 20 composed of transistors having the standard threshold voltage are set. In the operation, the switching circuit is turned ON, and a driving current is fed to logic circuit 10. On the other hand, in the standby mode, the switching circuit is turned OFF, and the path of the leakage current is cut off to lessen generation of the leakage current. In the case of Iddq test, different bulk bias voltages are applied to the channel regions of PMOS transistors and NMOS transistors from an IC tester through pads P1 and P2. In this way, the leakage current can be lessened on a low level, and whether the semiconductor integrated circuit is passed or defective can be judged from the results of the current measurement.

    摘要翻译: 本发明的目的是提供一种半导体集成电路,其可以将电路区域中的解决方案减少到最小必要水平,并且可以减少待机状态下的泄漏电流,从而降低功耗,并且允许Iddq 测试以确定是否通过或有缺陷。 设置由低阈值电压晶体管构成的逻辑电路10和由具有标准阈值电压的晶体管构成的开关电路20。 在操作中,开关电路导通,驱动电流被馈送到逻辑电路10.另一方面,在待机模式下,开关电路断开,漏电流的路径被切断为 减少漏电流的产生。 在Iddq测试的情况下,不同的体偏置电压通过焊盘P1和P2从IC测试器施加到PMOS晶体管和NMOS晶体管的沟道区。 以这种方式,可以根据电流测量的结果来判断漏电流是否在低电平,并且半导体集成电路是否通过还是有缺陷。

    Addition circuit
    8.
    发明申请
    Addition circuit 审中-公开
    加法电路

    公开(公告)号:US20050177611A1

    公开(公告)日:2005-08-11

    申请号:US11013118

    申请日:2004-12-14

    CPC分类号: G06F7/506 G06F7/507

    摘要: The objective of this invention is to provide a type of addition circuit that can perform addition at a high speed without increasing power consumption, as well as a type of multiplication circuit and a type of multiplication/addition circuit having said addition circuit as the last step. It has a characteristic feature that the delay in a signal input from a Wallace tree to the addition circuit in the last step is maximum in the intermediate bit range, and it is smaller in the lower and upper bit ranges. In the lower bit range, addition is performed by means of 1-level carry increment adder 1 with a larger delay in carry propagation to the upper place. In the intermediate bit range, addition is performed by means of 2-level carry increment adder 1 having a carry propagation speed higher than that in said lower bit range. In the upper bit range, addition is performed by means of high-speed carry select adder 3. In this way, because addition is performed using addition schemes matched to the trend of delay in the signal input timing in the various bit ranges, it is possible to perform computing at high speed while the circuit scale and power consumption are reduced.

    摘要翻译: 本发明的目的是提供一种可以在不增加功耗的情况下高速执行相加的加法电路,以及具有所述加法电路作为最后步骤的乘法电路和乘法/加法电路的一种类型 。 它具有以下特征:在最后一步中从华莱士树到加法电路输入的信号的延迟在中间位范围内是最大的,并且在较低和较高位范围内较小。 在较低位范围内,通过1电平进位增量加法器1执行加法,在进位传播到较高位置时延迟较大。 在中间位范围内,通过具有高于所述较低位范围内的进位传播速度的进位传播速度的2电平进位增量加法器1执行相加。 在高比特范围内,通过高速进位选择加法器3进行相加。这样,由于使用与各种比特范围内的信号输入定时的延迟趋势相匹配的相加方案进行加法,所以是 可以在电路规模和功耗降低的同时高速执行计算。

    Booth encoding circuit for a multiplier of a multiply-accumulate module
    9.
    发明授权
    Booth encoding circuit for a multiplier of a multiply-accumulate module 有权
    用于乘法累加模块的乘法器的布尔编码电路

    公开(公告)号:US06877022B1

    公开(公告)日:2005-04-05

    申请号:US09955993

    申请日:2001-09-20

    IPC分类号: G06F7/52 G06F7/533 G06F7/544

    CPC分类号: G06F7/5443 G06F7/5338

    摘要: A Booth encoding circuit includes a plurality of cells (202a-202d), in which at least one of the cells (202c) includes a plurality of inputs. The cell also includes a first plurality of transistors (203) receiving at least one input and forming a NAND logic stage. The cell further includes a second plurality of transistors (211) receiving at least one input and forming an OR logic stage. The cell also includes a first output inverter (222) connected to at least one of the second plurality of transistors (211), and a first switching (224) connected to at least one of the first plurality of transistors (203). The cell further includes a second switching (226) connected to the first output inverter (222), and a second output inverter (228) connected to the first switching (224) and the second switching (226).

    摘要翻译: 展位编码电路包括多个单元(202a-202d),其中至少一个单元(202c)包括多个输入。 该单元还包括接收至少一个输入并形成NAND逻辑级的第一多个晶体管(203)。 该单元还包括接收至少一个输入并形成或逻辑级的第二多个晶体管(211)。 电池还包括连接到第二多个晶体管(211)中的至少一个的第一输出反相器(222)和连接到第一多个晶体管(203)中的至少一个的第一开关(224)。 电池还包括连接到第一输出反相器(222)的第二开关(226)和连接到第一开关(224)和第二开关(226)的第二输出反相器(228)。

    4-2 Compressor
    10.
    发明授权
    4-2 Compressor 有权
    4-2压缩机

    公开(公告)号:US07035893B2

    公开(公告)日:2006-04-25

    申请号:US10954554

    申请日:2004-09-30

    IPC分类号: G06F7/50

    CPC分类号: G06F7/607 H03K19/215

    摘要: A compressor of a multiplier according to an embodiment of the present invention includes a first compressor, in which the first compressor includes a first plurality of inputs. The first compressor also includes a summation output, a first carry bit output; and a first plurality of transistor paths connecting each of the first plurality of inputs to the summation output. The compressor also includes a successive compressor, in which the successive compressor includes a second plurality of inputs and a plurality of successive transistor paths connecting at least one of the first plurality of inputs to the first carry bit output and connecting the first carry bit output to at least one of the second plurality of inputs. In one embodiment of the present invention, a first compressor critical transistor stage path level within the first compressor is less than seven and a successive compressor critical transistor stage path level within the successive compressor is less than eight. In another embodiment of the present invention, a first compressor critical transistor stage path level within the first compressor is less than eight and a successive compressor critical transistor stage path level within the successive compressor is less than seven.

    摘要翻译: 根据本发明实施例的乘法器的压缩机包括第一压缩机,其中第一压缩机包括第一多个输入。 第一压缩机还包括求和输出,第一进位位输出; 以及将所述第一多个输入中的每一个连接到所述求和输出的第一多个晶体管路径。 压缩机还包括连续的压缩机,其中连续的压缩机包括第二多个输入和多个连续的晶体管路径,将第一多个输入中的至少一个连接到第一进位位输出,并将第一进位位输出连接到 第二多个输入中的至少一个。 在本发明的一个实施例中,第一压缩机内的第一压缩机关键晶体管级路径电平小于七,并且连续压缩机内连续的压缩机关键晶体管级通路电平小于八。 在本发明的另一个实施例中,第一压缩机内的第一压缩机关键晶体管级路径电平小于八,并且连续压缩机内连续的压缩机关键晶体管级通路电平小于七。