Electronic anomaly detection unit for use in a vehicle, and method for detecting an anomaly in a component of a vehicle

    公开(公告)号:US11945451B2

    公开(公告)日:2024-04-02

    申请号:US16509639

    申请日:2019-07-12

    Abstract: An electronic anomaly detection unit for use in a vehicle includes an input component for capturing an input variable, wherein the input variable contains state information for at least one component of the vehicle, a memory component for storing state values based on the input variable, a selection component for selecting selected state values from the stored state values, an association component for associating the selected state values with predefined values, wherein the predefined values define a normal state of the component of the vehicle, and a decision component for deciding whether there is an anomalous behavior in the at least one component of the vehicle, based on the association, wherein one or more of the input component, the memory component, the selection component, the association component and the decision component are implemented in hardware.

    Apparatus and method for handling an incoming communication data frame

    公开(公告)号:US11705987B2

    公开(公告)日:2023-07-18

    申请号:US17333365

    申请日:2021-05-28

    CPC classification number: H04L1/0045 H04L1/0061 H04L1/201

    Abstract: An apparatus for handling an incoming communication data frame containing a plurality of bits is provided. The apparatus may include a plurality of data matchers, each data matcher configured to compare a subset of the plurality of bits of the communication data frame with a predetermined data pattern of a plurality of data patterns and to provide a data matcher output to indicate the result of the data matcher comparison, a plurality of selectors, each selector configured to compare a subset of the data matcher outputs of the plurality of data matchers with a predetermined selection pattern of a plurality of selection patterns and to provide a selector output to indicate the result of the selector comparison, and a frame filter configured to transfer the incoming frame to application logic only if the selector outputs of the plurality of selectors match a predetermined filter pattern, and to also transfer the selector outputs of the plurality of selectors to the application logic.

    Conditional links for direct memory access controllers
    7.
    发明授权
    Conditional links for direct memory access controllers 有权
    直接内存访问控制器的条件链接

    公开(公告)号:US09569384B2

    公开(公告)日:2017-02-14

    申请号:US13803811

    申请日:2013-03-14

    CPC classification number: G06F13/28

    Abstract: Some embodiments relate to a Direct Memory Access (DMA) controller. The DMA controller includes a bus controller having a system bus interface and configured to read a pattern from a memory location via the system bus interface. Pattern comparison logic compares the read pattern to at least one predetermined pattern. Control logic induces the bus controller to process a first conditional link over the system bus interface if the read pattern differs from the predetermined pattern, and induces the bus controller to process a second conditional link over the system bus interface if the read pattern differs from the predetermined pattern.

    Abstract translation: 一些实施例涉及直接存储器访问(DMA)控制器。 DMA控制器包括具有系统总线接口并被配置为经由系统总线接口从存储器位置读取模式的总线控制器。 图案比较逻辑将读取图案与至少一个预定图案进行比较。 如果读取模式与预定模式不同,则控制逻辑引起总线控制器处理系统总线接口上的第一条件链路,并且如果读取模式与系统总线接口不同,则总线控制器通过系统总线接口处理第二条件链路 预定模式。

    FRAME REPLICATION AND ELIMINATION ON MICROCONTROLLER

    公开(公告)号:US20250053527A1

    公开(公告)日:2025-02-13

    申请号:US18366968

    申请日:2023-08-08

    Abstract: Some aspects of the present disclosure relate to a network processor. The network processor includes a system bus, a central processing unit (CPU) coupled to the system bus, a random access memory (RAM) coupled to the CPU via the system bus; a plurality of network ports coupled to the CPU and the RAM; and a network bridge coupled between the CPU and the plurality of network ports. The network bridge includes a first transmit Direct Memory Access (DMA) circuit and a first transmit memory buffer coupled between the first transmit DMA circuit and a first network port, and a receive memory buffer and frame parser hardware arranged between the receive memory buffer and the system bus.

Patent Agency Ranking