-
公开(公告)号:US09952564B2
公开(公告)日:2018-04-24
申请号:US14306288
申请日:2014-06-17
Applicant: Infineon Technologies AG
Inventor: Michael Dolle , Stephan Junge , Nikolai Sefzik
CPC classification number: G05B11/01 , G06F1/3206 , G06F1/3228 , G06F1/324 , H02J4/00 , Y02D10/126 , Y02D50/20 , Y10T307/406
Abstract: According to various embodiments, a circuit arrangement is described that has a plurality of components requiring a supply. Each component requiring a supply is set up to output a signal that indicates a subsequent power requirement of the component requiring a supply. The circuit arrangement further has a control device that is set up to take the signals as a basis for ascertaining a value that represents a subsequent power requirement of the plurality of components requiring a supply, to ascertain whether the value satisfies a prescribed criterion, and to control the operation of the components requiring a supply on the basis of whether the value satisfies the prescribed criterion.
-
公开(公告)号:US10276222B2
公开(公告)日:2019-04-30
申请号:US14710617
申请日:2015-05-13
Applicant: Infineon Technologies AG
Inventor: Thomas Kuenemund , Gerd Dirscherl , Gunther Fenzl , Joel Hatsch , Nikolai Sefzik
IPC: G11C7/12 , G11C11/419 , G11C7/10 , G11C8/06 , G11C8/18 , G11C11/408 , G11C11/415
Abstract: In accordance with one embodiment, a method for accessing a memory is provided, including carrying out a first access to the memory and charging, for a memory cell, a bit line coupled to the memory cell to a value which is stored or to be stored in the memory cell, holding the state of the bit line until a second access, which follows the first access, and outputting the held state if the second access is a read access to the memory cell.
-