System, method and apparatus for total storage encryption

    公开(公告)号:US12164650B2

    公开(公告)日:2024-12-10

    申请号:US17482370

    申请日:2021-09-22

    Abstract: The disclosed embodiments are generally directed to inline encryption of data at line speed at a chip interposed between two memory components. The inline encryption may be implemented at a System-on-Chip (“SOC” or “SOC”). The memory components may comprise Non-Volatile Memory express (NVMe) and a dynamic random access memory (DRAM). An exemplary device includes an SOC to communicate with a Non-Volatile Memory NVMe circuitry to provide direct memory access (DMA) to an external memory component. The SOC may include: a cryptographic controller circuitry; a cryptographic memory circuitry in communication with the cryptographic controller, the cryptographic memory circuitry configured to store instructions to encrypt or decrypt data transmitted through the SOC; and an encryption engine in communication with the crypto controller circuitry, the encryption engine configured to encrypt or decrypt data according to instructions stored at the crypto memory circuitry. Other embodiments are also disclosed and claimed.

    FLEXIBLE CONTAINER ATTESTATION
    2.
    发明公开

    公开(公告)号:US20240176861A1

    公开(公告)日:2024-05-30

    申请号:US18387409

    申请日:2023-11-06

    CPC classification number: G06F21/44 G06F9/3016

    Abstract: Data integrity logic is executable by a processor to generate a data integrity code using a hardware-based secret. A container manager, executable by the processor, creates a secured container including report generation logic that determines measurements of the secured container, generates a report according to a defined report format, and sends a quote request including the report. The defined report format includes a field to include the measurements and a field to include the data integrity code, and the report format is compatible for consumption by any one of a plurality of different quote creator types.

    SUPPORTING MEMORY PAGING IN VIRTUALIZED SYSTEMS USING TRUST DOMAINS

    公开(公告)号:US20220214976A1

    公开(公告)日:2022-07-07

    申请号:US17706396

    申请日:2022-03-28

    Abstract: Embodiment of this disclosure provide techniques to support memory paging between trust domains (TDs) in computer systems. In one embodiment, a processing device including a memory controller and a memory paging circuit is provided. The memory paging circuit is to insert a transportable page into a memory location associated with a trust domain (TD), the transportable page comprises encrypted contents of a first memory page of the TD. The memory paging circuit is further to create a third memory page associated with the TD by binding the transportable page to the TD, binding the transportable page to the TD comprises re-encrypting contents of the transportable page based on a key associated with the TD and a physical address of the memory location. The memory paging circuit is further to access contents of the third memory page by decrypting the contents of the third memory page using the key associated with the TD.

    PLATFORM SECURITY MECHANISM
    5.
    发明申请

    公开(公告)号:US20220100866A1

    公开(公告)日:2022-03-31

    申请号:US17548938

    申请日:2021-12-13

    Abstract: An apparatus to facilitate security within a computing system is disclosed. The apparatus includes a storage drive, a controller, comprising a trusted port having one or more key slots to program one or more cryptographic keys and an encryption engine to receive the cryptographic keys via the one or more key slots, encrypt data written to the storage drive using the cryptographic keys and decrypt data read from the storage drive using the cryptographic keys.

    Cryptographic pointer address encoding

    公开(公告)号:US10853270B2

    公开(公告)日:2020-12-01

    申请号:US16717374

    申请日:2019-12-17

    Abstract: A computing device includes technologies for securing indirect addresses (e.g., pointers) that are used by a processor to perform memory access (e.g., read/write/execute) operations. The computing device encodes the indirect address using metadata and a cryptographic algorithm. The metadata may be stored in an unused portion of the indirect address.

    Cryptographic pointer address encoding

    公开(公告)号:US10152430B2

    公开(公告)日:2018-12-11

    申请号:US15727810

    申请日:2017-10-09

    Abstract: A computing device includes technologies for securing indirect addresses (e.g., pointers) that are used by a processor to perform memory access (e.g., read/write/execute) operations. The computing device encodes the indirect address using metadata and a cryptographic algorithm. The metadata may be stored in an unused portion of the indirect address.

Patent Agency Ranking