-
公开(公告)号:US20200210332A1
公开(公告)日:2020-07-02
申请号:US16816779
申请日:2020-03-12
Applicant: Intel Corporation
Inventor: Ian M. STEINER , Andrew J. HERDRICH , Wenhui SHU , Ripan DAS , Dianjun SUN , Nikhil GUPTA , Shruthi VENUGOPAL
Abstract: Examples include a computing system for receiving memory class of service parameters; setting performance monitoring configuration parameters, based at least in part on the memory class of service parameters, for use by a performance monitor of a memory controller to generate performance monitoring statistics by monitoring performance of one or more workloads by a plurality of processor cores based at least in part on the performance monitoring configuration parameters; receiving the performance monitoring statistics from the performance monitor; and generating, based at least in part on the performance monitoring statistics, a plurality of memory bandwidth settings to be applied by a memory bandwidth allocator to the plurality of processor cores to dynamically adjust priorities of memory bandwidth allocated for the one or more workloads to be processed by the plurality of processor cores.
-
公开(公告)号:US20250076954A1
公开(公告)日:2025-03-06
申请号:US18883276
申请日:2024-09-12
Applicant: Intel Corporation
Inventor: Vivek GARG , Ankush VARMA , Krishnakanth SISTLA , Nikhil GUPTA , Nikethan Shivanand BALIGAR , Stephen WANG , Nilanjan PALIT , Timothy Yee-Kwong KAM , Adwait PURANDARE , Ujjwal GUPTA , Stanley CHEN , Dorit SHAPIRA , Shruthi VENUGOPAL , Suresh CHEMUDUPATI , Rupal PARIKH , Eric DEHAEMER , Pavithra SAMPATH , Phani Kumar KANDULA , Yogesh BANSAL , Dean MULLA , Michael TULANOWSKI , Stephen Paul HAAKE , Andrew HERDRICH , Ripan DAS , Nazar Syed HAIDER , Aman SEWANI
Abstract: Hierarchical Power Management (HPM) architecture considers the limits of scaling on a power management controller, the autonomy at each die, and provides a unified view of the package to a platform. At a simplest level, HPM architecture has a supervisor and one or more supervisee power management units (PMUs) that communicate via at least two different communication fabrics. Each PMU can behave as a supervisor for a number of supervisee PMUs in a particular domain. HPM addresses these needs for products that comprise a collection of dice with varying levels of power and thermal management capabilities and needs. HPM serves as a unified mechanism than can span collection of dice of varying capability and function, which together form a traditional system-on-chip (SoC). HPM provides a basis for managing power and thermals across a diverse set of dice.
-
公开(公告)号:US20220222176A1
公开(公告)日:2022-07-14
申请号:US17709960
申请日:2022-03-31
Applicant: Intel Corporation
Inventor: Anna DREWEK-OSSOWICKA , Kamil Tomasz ANDRZEJEWSKI , Rameshkumar G. ILLIKKAL , Andrew J. HERDRICH , Slawomir PUTYRSKI , Shruthi VENUGOPAL
IPC: G06F12/084 , G06F9/50 , G06N3/08 , G06N3/04
Abstract: Examples described herein relate to circuitry to utilize a proportional, derivative, integral neural network (PIDNN) controller to adjust one or more parameters allocated to a first group of one or more workloads based on one or more target parameters for a second group of one or more workloads. In some examples, the second group of one or more workloads are a same, lower, or higher priority level than that of the first group of one or more workloads.
-
-