-
公开(公告)号:US20250076954A1
公开(公告)日:2025-03-06
申请号:US18883276
申请日:2024-09-12
Applicant: Intel Corporation
Inventor: Vivek GARG , Ankush VARMA , Krishnakanth SISTLA , Nikhil GUPTA , Nikethan Shivanand BALIGAR , Stephen WANG , Nilanjan PALIT , Timothy Yee-Kwong KAM , Adwait PURANDARE , Ujjwal GUPTA , Stanley CHEN , Dorit SHAPIRA , Shruthi VENUGOPAL , Suresh CHEMUDUPATI , Rupal PARIKH , Eric DEHAEMER , Pavithra SAMPATH , Phani Kumar KANDULA , Yogesh BANSAL , Dean MULLA , Michael TULANOWSKI , Stephen Paul HAAKE , Andrew HERDRICH , Ripan DAS , Nazar Syed HAIDER , Aman SEWANI
Abstract: Hierarchical Power Management (HPM) architecture considers the limits of scaling on a power management controller, the autonomy at each die, and provides a unified view of the package to a platform. At a simplest level, HPM architecture has a supervisor and one or more supervisee power management units (PMUs) that communicate via at least two different communication fabrics. Each PMU can behave as a supervisor for a number of supervisee PMUs in a particular domain. HPM addresses these needs for products that comprise a collection of dice with varying levels of power and thermal management capabilities and needs. HPM serves as a unified mechanism than can span collection of dice of varying capability and function, which together form a traditional system-on-chip (SoC). HPM provides a basis for managing power and thermals across a diverse set of dice.
-
公开(公告)号:US20220413591A1
公开(公告)日:2022-12-29
申请号:US17358224
申请日:2021-06-25
Applicant: Intel Corporation
Inventor: Pritesh P. SHAH , Suresh CHEMUDUPATI , Alexander GENDLER , David HUNT , Christopher M. MACNAMARA , Ofer NATHAN , Adwait PURANDARE , Ankush VARMA
IPC: G06F1/3287 , G06F1/3228 , G06F1/3296 , G06F9/50
Abstract: A hardware controller within a core of a processor is described. The hardware controller includes telemetry logic to generate telemetry data that indicates an activity state of the core; core stall detection logic to determine, based on the telemetry data from the telemetry logic, whether the core is in an idle loop state; and a power controller that, in response to the core stall detection logic determining that the core is in the idle loop state, is to decrease a power mode of the core from a first power mode associated with a first set of power settings to a second power mode associated with a second set of power settings.
-
公开(公告)号:US20210303357A1
公开(公告)日:2021-09-30
申请号:US16833595
申请日:2020-03-28
Applicant: Intel Corporation
Inventor: Ankush VARMA , Nikhil GUPTA , Vasudevan SRINIVASAN , Krishnakanth SISTLA , Nilanjan PALIT , Abhinav KARHU , Eugene GORBATOV , Eliezer WEISSMANN
Abstract: An apparatus and method for intelligently scheduling threads across a plurality of logical processors. For example, one embodiment of a processor comprises: a plurality of cores to be allocated to form a first plurality of logical processors (LPs) to execute threads, wherein one or more logical processors (LPs) are to be associated with each core of the plurality of cores; scheduling guide circuitry to: monitor execution characteristics of the first plurality of LPs and the threads; generate a first plurality of LP rankings, each LP ranking including all or a subset of the plurality of LPs in a particular order; and store the first plurality of LP rankings in a memory to be provided to a scheduler, the scheduler to schedule the threads on the plurality of LPs using the first plurality of LP rankings; a power controller to execute power management code to perform power management operations including independently adjusting frequencies and/or voltages of one or more of the plurality of cores; wherein in response to a core configuration command to deactivate a first core of the plurality of cores, the power controller or privileged program code executed on the processor are to update the memory with an indication of deactivation of the first core, wherein responsive to the indication of deactivation of the first core, the scheduler is to modify the scheduling of the threads.
-
公开(公告)号:US20200225724A1
公开(公告)日:2020-07-16
申请号:US16833008
申请日:2020-03-27
Applicant: Intel Corporation
Inventor: Chris MACNAMARA , John J. BROWNE , Tomasz KANTECKI , David HUNT , Anatoly BURAKOV , Srihari MAKINENI , Nikhil GUPTA , Ankush VARMA , Dorit SHAPIRA , Vasudevan SRINIVASAN , Bryan T. BUTTERS , Shrikant M. SHAH
IPC: G06F1/324 , G06F1/3296 , G06F9/50 , G06F1/20
Abstract: Examples herein relate to assigning, by a system agent of a central processing unit (CPU), an operating frequency to a core group based priority level of the core group while avoiding throttling of the system agent. Avoiding throttling of the system agent can include maintaining a minimum performance level of the system agent. A minimum performance level of the system agent can be based on a minimum operating frequency. Assigning, by a system agent of a central processing unit, an operating frequency to a core group based priority level of the core group while avoiding throttling of the system agent can avoid a thermal limit of the CPU. Avoiding thermal limit of the CPU can include adjusting the operating frequency to the core group to avoid performance indicators of the CPU. A performance indicator can indicate CPU utilization corresponds to Thermal Design Point (TDP).
-
公开(公告)号:US20190384348A1
公开(公告)日:2019-12-19
申请号:US16480830
申请日:2017-02-24
Applicant: INTEL CORPORATION
Inventor: Vasudevan SRINIVASAN , Krishnakanth V. SISTLA , Corey D. GOUGH , Ian M. STEINER , Nikhil GUPTA , Vivek GARG , Ankush VARMA , Sujal A. VORA , David P. LERNER , Joseph M. SULLIVAN , Nagasubramanian GURUMOORTHY , William J. BOWHILL , Venkatesh RAMAMURTHY , Chris MACNAMARA , John J. BROWNE , Ripan DAS
IPC: G06F1/08 , G06F1/3203 , G06F9/30 , G06F9/455
Abstract: A processing device includes a plurality of processing cores, a control register, associated with a first processing core of the plurality of processing cores, to store a first base clock frequency value at which the first processing core is to run, and a power management circuit to receive a base clock frequency request comprising a second base clock frequency value, store the second base clock frequency value in the control register to cause the first processing core to run at the second base clock frequency value, and expose the second base clock frequency value on a hardware interface associated with the power management circuit.
-
公开(公告)号:US20220244996A1
公开(公告)日:2022-08-04
申请号:US17717859
申请日:2022-04-11
Applicant: INTEL CORPORATION
Inventor: Ankush VARMA , Nikhil GUPTA , Vasudevan SRINIVASAN , Krishnakanth SISTLA , Nilanjan PALIT , Abhinav KARHU , Eugene GORBATOV , Eliezer WEISSMANN
Abstract: An apparatus and method for intelligently scheduling threads across a plurality of logical processors. For example, one embodiment of a processor comprises: a plurality of cores; one or more peripheral component interconnects to couple the plurality of cores to memory, and in response to a core configuration command to deactivate a core of the plurality of cores, a region within the memory is updated with an indication of deactivation of the core.
-
公开(公告)号:US20160018883A1
公开(公告)日:2016-01-21
申请号:US14867490
申请日:2015-09-28
Applicant: Intel Corporation
Inventor: Ankush VARMA , Krishnakanth V. SISTLA , Cesar A. QUIROZ , Vivek GARG , Martin T. ROWLAND , Inder M. SODHI , James S. BURNS
IPC: G06F1/32
CPC classification number: G06F1/3287 , G06F1/26 , G06F1/324 , G06F1/3275 , G06F1/3296 , Y02D10/126 , Y02D10/14 , Y02D10/172
Abstract: A method and apparatus for dynamic power limit sharing among the modules in the platform. In one embodiment of the invention, the platform comprises a processor and memory modules. By expanding the power domain to include the processor and the memory modules, dynamic sharing of the power budget of the platform between the processor and the memory modules is enabled. For low-bandwidth workloads, the dynamic sharing of the power budget offers significant opportunity for the processor to increase its frequency by using the headroom in the memory power and vice versa. This enables higher peak performance for the same total platform power budget in one embodiment of the invention.
-
-
-
-
-
-