利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

14 条记录 (耗时 0.047 秒)

    Delay-matched ASIC conversion of a programmable logic device
    4.
    发明授权
    Delay-matched ASIC conversion of a programmable logic device 有权
    可编程逻辑器件的延迟匹配ASIC转换

    公开(公告)号：US07038490B1

    公开(公告)日：2006-05-02

    申请号：US10660814

    申请日：2003-09-12

    申请人： Satwant Singh ,  Cyrus Tsui

    发明人： Satwant Singh ,  Cyrus Tsui

    IPC分类号： H01L25/00 ,  H03K19/177

    CPC分类号： H03K19/177 ,  G06F17/505 ,  G06F17/5054 ,  H01L27/118

    摘要： An ASIC conversion of a programmable logic device (PLD) is provided. The PLD includes a plurality of logic blocks coupled together by a PLD routing structure. The ASIC includes a plurality of logic blocks corresponding on a one-to-one basis with logic blocks in the PLD and a routing structure corresponding to the programmable routing structure of the PLD. Vias or traces are selectively placed in the ASIC so that logical behavior of its logic blocks matches that implemented in the PLD and the signal propagation delay through the ASIC matches the delay through the PLD.

    摘要翻译： 提供了可编程逻辑器件（PLD）的ASIC转换。 PLD包括通过PLD路由结构耦合在一起的多个逻辑块。 ASIC包括与PLD中的逻辑块一一对应的多个逻辑块，以及对应于PLD的可编程路由结构的路由结构。 通常选择性地将放置在ASIC中的逻辑块的逻辑行为与PLD中实现的逻辑块匹配，并且通过ASIC的信号传播延迟与通过PLD的延迟匹配。

    Programmable logic device providing product term sharing and steering to the outputs of the programmable logic device
    5.
    发明授权
    Programmable logic device providing product term sharing and steering to the outputs of the programmable logic device 失效
    可编程逻辑器件提供产品术语共享和转向可编程逻辑器件的输出

    公开(公告)号：US5130574A

    公开(公告)日：1992-07-14

    申请号：US696461

    申请日：1991-05-06

    申请人： Ju Shen ,  Albert L. Chan ,  Kapil Shankar ,  Cyrus Tsui

    发明人： Ju Shen ,  Albert L. Chan ,  Kapil Shankar ,  Cyrus Tsui

    IPC分类号： H03K19/177

    CPC分类号： H03K19/17708

    摘要： A programmable logic device is disclosed which includes a programmable AND array, a plurality of logic circuits connected to groups of product term outputs from the AND array for performing a logical OR operation of the product term inputs and the programmable logic device includes programmable OR circuitry for selectively connecting one or more of the ORed groups of product terms to one or more outputs of the programmable logic device. The programmable OR circuit permits product term steering and sharing.

    摘要翻译： 公开了一种可编程逻辑器件，其包括可编程AND阵列，多个逻辑电路连接到来自AND阵列的产品项输出组，用于执行产品项输入的逻辑或运算，并且可编程逻辑器件包括可编程OR电路 选择性地将一个或多个OR组的产品术语连接到可编程逻辑器件的一个或多个输出。 可编程OR电路允许产品术语转向和共享。

    Output logic macrocell with enhanced functional capabilities
    6.
    发明授权
    Output logic macrocell with enhanced functional capabilities 失效
    具有增强功能的输出逻辑MACROCELL

    公开(公告)号：US5191243A

    公开(公告)日：1993-03-02

    申请号：US696907

    申请日：1991-05-06

    申请人： Ju Shen ,  Albert L. Chan ,  Kapil Shankar ,  Cyrus Tsui

    发明人： Ju Shen ,  Albert L. Chan ,  Kapil Shankar ,  Cyrus Tsui

    IPC分类号： H03K19/173 ,  H03K19/21

    CPC分类号： H03K19/1736

    摘要： An output logic macrocell ("OLMC") containing an exclusive OR gate is associated with the product terms and other outputs of a logic block such as a programmable logic array. The OLMC is capable of providing enhanced functions, including cascaded exclusive OR gates, function sharing, T and J-K flip-flop emulation, asynchronous clocking, and a reset selection. In addition, a logic block is used as the source of an asynchronous clock pulse and is connected to the global clock distribution system of a device such as a high density programmable logic device.

    摘要翻译： 包含异或门的输出逻辑宏单元（“OLMC”）与诸如可编程逻辑阵列之类的逻辑块的乘积项和其它输出相关联。 OLMC能够提供增强的功能，包括级联异或门，功能共享，T和J-K触发器仿真，异步时钟和复位选择。 此外，逻辑块用作异步时钟脉冲的源，并连接到诸如高密度可编程逻辑器件的器件的全局时钟分配系统。

    Arrangement for parallel programming of in-system programmable IC logical devices
    7.
    发明授权
    Arrangement for parallel programming of in-system programmable IC logical devices 失效
    系统可编程IC逻辑器件的并行编程布置

    公开(公告)号：US5329179A

    公开(公告)日：1994-07-12

    申请号：US957311

    申请日：1992-10-05

    申请人： Howard Tang ,  Cyrus Tsui

    发明人： Howard Tang ,  Cyrus Tsui

    IPC分类号： G06F17/50 ,  H03K19/177

    CPC分类号： G06F17/5054

    摘要： A plurality of programmable logic devices are connected in parallel to a programming command generator. A device selector connects individual devices with the programming command generator, thereby permitting the individual devices to be programmed without routing the programming data through other devices. In an alternative embodiment, an identification code is used to place the individual device in a condition to receive programming data. Using the teachings of this invention, programming data may initially be entered into a plurality of devices, and then the data entered in all the devices may be used to program the devices simultaneously. This procedure requires less time than entering data and giving each device the execute command in sequence.

    摘要翻译： 多个可编程逻辑器件并行连接到编程命令发生器。 设备选择器将各个设备与编程命令发生器连接，从而允许编程各个设备，而不通过其他设备路由编程数据。 在替代实施例中，使用识别码将单个设备置于接收节目数据的状态。 使用本发明的教导，编程数据可以最初被输入到多个设备中，然后可以使用在所有设备中输入的数据来同时对设备进行编程。 该过程比输入数据需要更少的时间，并且每个设备按顺序给出执行命令。

    TTL buffer circuit incorporating active pull-down transistor
    9.
    发明授权
    TTL buffer circuit incorporating active pull-down transistor 失效
    包含有源下拉晶体管的TTL缓冲电路

    公开(公告)号：US4634898A

    公开(公告)日：1987-01-06

    申请号：US554474

    申请日：1983-11-22

    申请人： Gary Gouldsberry ,  Albert Chan ,  Cyrus Tsui ,  Mark Fitzpatrick

    发明人： Gary Gouldsberry ,  Albert Chan ,  Cyrus Tsui ,  Mark Fitzpatrick

    IPC分类号： H03K19/013 ,  H03K19/088 ,  H03K17/04 ,  H03K17/60

    CPC分类号： H03K19/013 ,  H03K19/0136 ,  H03K19/088

    摘要： A unique double inversion buffer has a first means to invert and isolate the digital input signal, a second means to reinvert and further isolate the input signal, and an output means including an output transistor 94. The double inversion buffer is configured with active pull-down means on the output transistor 92. The high-to-low propagation delay time and the low-to-high propagation delay times through the double inversion buffer and reduced by use of the active pull-down means. Rapid turnoff of the output transistor is accomplished by coupling a transistor to its base to instantaneously turn it off. In a preferred embodiment, a clamping circuit 201 is used to hold the output voltage at a maximum predetermined level to further reduce the time it takes to reduce the output voltage to the logical "0" state.

    摘要翻译： 独特的双反相缓冲器具有第一装置，用于反转和隔离数字输入信号，第二装置重新转换并进一步隔离输入信号，以及包括输出晶体管94的输出装置。双反相缓冲器配置有主动上拉电阻， 输出晶体管92的下降装置。通过双重反转缓冲器的高到低的传播延迟时间和低到高的传播延迟时间通过使用有源下拉装置而减少。 输出晶体管的快速关断是通过将晶体管耦合到其基极来实时地将其截止的。 在优选实施例中，钳位电路201用于将输出电压保持在最大预定电平，以进一步减少将输出电压降低到逻辑“0”状态所花费的时间。

    Output circuit for a programmable logic array
    10.
    发明授权
    Output circuit for a programmable logic array 失效
    可编程逻辑阵列的输出电路

    公开(公告)号：US4684830A

    公开(公告)日：1987-08-04

    申请号：US715214

    申请日：1985-03-22

    申请人： Cyrus Tsui ,  Andrew K. L. Chan ,  Albert Chan ,  Mark E. Fitzpatrick ,  Zahid Ansari

    发明人： Cyrus Tsui ,  Andrew K. L. Chan ,  Albert Chan ,  Mark E. Fitzpatrick ,  Zahid Ansari

    IPC分类号： H03K19/177 ,  H03K19/20

    CPC分类号： H03K19/17716

    摘要： An output circuit (50) is provided for a programmable logic array (PLA) integrated circuit. The output circuit (50) includes a flip flop (52) which stores a given output term from the array. The flip flop (52) contains a set input lead (S) and a reset input lead (R). The signals present at the set input, reset input, the clock leads are generated by programmable logic within the PLA. A multiplexer (54) is provided which receives the output data of the flip flop (52) and the signal constituting the input data for the flip flop. The multiplexer provides the data input signal on the multiplexer output lead (60) when both the set and reset input signals are true. However, if either or both the set and reset input signals are false, then the multiplexer (54) provides the Q output signal from the flip flop (52) on the multiplexer output lead (60). The multiplexer output signal is presented to a three-state buffer (62) which in turn drives an output pin.

    摘要翻译： 为可编程逻辑阵列（PLA）集成电路提供输出电路（50）。 输出电路（50）包括一个触发器（52），该触发器存储来自阵列的给定的输出项。 触发器（52）包含设定输入引线（S）和复位输入引线（R）。 存在于设定输入，复位输入，时钟引脚的信号由PLA内的可编程逻辑产生。 提供了多路复用器（54），其接收触发器（52）的输出数据和构成触发器的输入数据的信号。 当设置和复位输入信号都为真时，多路复用器在多路复用器输出引线（60）上提供数据输入信号。 然而，如果设置和复位输入信号中的任何一个或两者都为假，则多路复用器（54）从多路复用器输出引线（60）上的触发器（52）提供Q输出信号。 复用器输出信号被呈现给三态缓冲器（62），其又驱动输出引脚。