-
1.发明申请公开(公告)号：US20130148978A1
公开(公告)日：2013-06-13
申请号：US13426506
申请日：2012-03-21
申请人： Jason Y. Miao , Curtis B. Robinson, JR. , Georgios Kalogerakis , Gerald L. Dybsetter , Luke M. Ekkizogloy
发明人： Jason Y. Miao , Curtis B. Robinson, JR. , Georgios Kalogerakis , Gerald L. Dybsetter , Luke M. Ekkizogloy
CPC分类号： H04B10/50 , G02B6/4249 , G02B6/4292
摘要： Chip identification pads for identification of integrated circuits in an assembly. In one example embodiment, an integrated circuit (IC) assembly includes a controller, a plurality of ICs, a shared communication bus connecting the controller to the plurality of ICs and configured to enable communication between the controller and each of the plurality of ICs, and a set of one or more chip identification pads formed on each IC. Each set of chip identification pads has an electrical connection pattern. The electrical connection pattern of each set is distinct from the electrical connection pattern on every other set. Each distinct electrical connection pattern represents a unique identifier of the corresponding IC thereby enabling the controller to distinguish between the ICs.
摘要翻译： 用于识别组件中的集成电路的芯片识别板。 在一个示例性实施例中，集成电路（IC）组件包括控制器，多个IC，共享通信总线，其将控制器连接到多个IC并且被配置为实现控制器与多个IC中的每一个之间的通信，以及 在每个IC上形成的一组或多个芯片识别焊盘。 每组芯片识别板具有电连接图案。 每组的电连接模式与每隔一组的电连接模式不同。 每个不同的电连接模式表示相应IC的唯一标识符，从而使得控制器能够区分IC。
-
2.发明授权Chip identification pads for identification of integrated circuits in an assembly 有权用于识别组件中的集成电路的芯片识别板公开(公告)号：US08882366B2
公开(公告)日：2014-11-11
申请号：US13426506
申请日：2012-03-21
申请人： Jason Y. Miao , Curtis B. Robinson, Jr. , Georgios Kalogerakis , Gerald L. Dybsetter , Luke M. Ekkizogloy
发明人： Jason Y. Miao , Curtis B. Robinson, Jr. , Georgios Kalogerakis , Gerald L. Dybsetter , Luke M. Ekkizogloy
IPC分类号： G02B6/36
CPC分类号： H04B10/50 , G02B6/4249 , G02B6/4292
摘要： Chip identification pads for identification of integrated circuits in an assembly. In one example embodiment, an integrated circuit (IC) assembly includes a controller, a plurality of ICs, a shared communication bus connecting the controller to the plurality of ICs and configured to enable communication between the controller and each of the plurality of ICs, and a set of one or more chip identification pads formed on each IC. Each set of chip identification pads has an electrical connection pattern. The electrical connection pattern of each set is distinct from the electrical connection pattern on every other set. Each distinct electrical connection pattern represents a unique identifier of the corresponding IC thereby enabling the controller to distinguish between the ICs.
摘要翻译： 用于识别组件中的集成电路的芯片识别板。 在一个示例性实施例中，集成电路（IC）组件包括控制器，多个IC，共享通信总线，其将控制器连接到多个IC并且被配置为实现控制器与多个IC中的每一个之间的通信，以及 在每个IC上形成的一组或多个芯片识别焊盘。 每组芯片识别板具有电连接图案。 每组的电连接模式与每隔一组的电连接模式不同。 每个不同的电连接模式表示相应IC的唯一标识符，从而使得控制器能够区分IC。
-
公开(公告)号：US20090138709A1
公开(公告)日：2009-05-28
申请号：US12323731
申请日：2008-11-26
摘要： An optical receiver comprising at least one processor and a memory including at least one of an encryption key or a decryption key and at least one of encryption microcode or decryption microcode that includes processor-executable instructions that, when executed by the at least one processor, cause the optical transceiver to perform the following: an act of performing an encryption or decryption operation on data received from a host computing system to thereby authenticate the optical transceiver.
摘要翻译： 一种光接收机，包括至少一个处理器和存储器，其包括加密密钥或解密密钥中的至少一个以及包括处理器可执行指令的加密微代码或解密微码码中的至少一个，当由至少一个处理器执行时， 使得光收发器执行以下操作：对从主计算系统接收的数据执行加密或解密操作从而认证光收发器的动作。
-
公开(公告)号：US08819423B2
公开(公告)日：2014-08-26
申请号：US12323731
申请日：2008-11-26
摘要： An optical receiver comprising at least one processor and a memory including at least one of an encryption key or a decryption key and at least one of encryption microcode or decryption microcode that includes processor-executable instructions that, when executed by the at least one processor, cause the optical transceiver to perform the following: an act of performing an encryption or decryption operation on data received from a host computing system to thereby authenticate the optical transceiver.
摘要翻译： 一种光接收机，包括至少一个处理器和存储器，其包括加密密钥或解密密钥中的至少一个以及包括处理器可执行指令的加密微代码或解密微码码中的至少一个，当由至少一个处理器执行时， 使得光收发器执行以下操作：对从主计算系统接收的数据执行加密或解密操作从而认证光收发器的动作。
-
公开(公告)号：US07653314B2
公开(公告)日：2010-01-26
申请号：US11468246
申请日：2006-08-29
CPC分类号： H04B10/40
摘要： An optical transceiver that custom logs information based on input from a host computing system (hereinafter referred to as a “host”). The optical transceiver receives input from the host concerning which operational information to log; the operational information may include statistical data about system operation, or measured parameters, or any other measurable system characteristic. The input from the host may also specify one or more storage locations corresponding to the identified operational information. If one or more storage locations are specified, the optical transceiver logs the information to the corresponding storage locations, which may be an on-transceiver persistent memory, the memory of the host or any other accessible logging location. Additionally, the input from the host may specify one or more actions to be performed when the identified information is logged. If one or more actions are specified, the optical transceiver performs the specified actions when the information is logged.
摘要翻译： 基于来自主机计算系统（以下称为“主机”）的输入来定制记录信息的光收发器。 光收发器从主机接收关于要登录的操作信息的输入; 操作信息可以包括关于系统操作或测量参数或任何其它可测量的系统特性的统计数据。 来自主机的输入还可以指定与所识别的操作信息相对应的一个或多个存储位置。 如果指定了一个或多个存储位置，光收发器将信息记录到对应的存储位置，存储位置可以是收发器上的持久存储器，主机的存储器或任何其他可访问的记录位置。 此外，来自主机的输入可以指定当记录所识别的信息时要执行的一个或多个动作。 如果指定了一个或多个动作，当收发信息被记录时，光收发器执行指定的动作。
-
公开(公告)号：US08229301B2
公开(公告)日：2012-07-24
申请号：US11220765
申请日：2005-09-07
摘要： An optical transceiver (or optical transmitter or optical receiver) that includes a memory and a processor, which receives and executes custom microcode from a host computing system (hereinafter referred to simply as a “host”). A user identifies desired optical transceiver operational features, each of which may be implemented using specific microcode. The memory receives custom microcode that aggregates all the specific microcode of the identified operational features from the host. The processor may later execute the custom microcode and cause the transceiver to perform the operational features.
摘要翻译： 包括存储器和处理器的光收发器（或光发射机或光接收机），其从主计算系统（以下简称为“主机”）接收并执行定制微代码。 用户识别所需的光收发器操作特征，每个操作特征可以使用特定的微码来实现。 存储器接收定制微码，其聚合来自主机的所识别的操作特征的所有特定微码。 处理器可以稍后执行定制微代码并使收发器执行操作特征。
-
公开(公告)号：US20120134680A1
公开(公告)日：2012-05-31
申请号：US13367268
申请日：2012-02-06
IPC分类号： H04B10/00
CPC分类号： H04B10/40
摘要： An operational optical transceiver configured to update operational firmware using an optical link of the transceiver. The optical transceiver includes at least one processor and a system memory capable of receiving firmware. The optical transceiver receives an optical signal over the optical link containing the update firmware. The optical transceiver then recovers the firmware from the optical signal. Finally, the optical transceiver provides to the system memory the recovered firmware, which when executed by the at least one processor alters the operation of the transceiver.
摘要翻译： 一种操作光收发器，被配置为使用收发器的光链路来更新操作固件。 光收发器包括至少一个处理器和能够接收固件的系统存储器。 光收发器通过包含更新固件的光链路接收光信号。 光收发器然后从光信号中恢复固件。 最后，光收发器向系统存储器提供恢复的固件，其在由至少一个处理器执行时改变收发器的操作。
-
公开(公告)号：US07881616B2
公开(公告)日：2011-02-01
申请号：US11260448
申请日：2005-10-27
IPC分类号： H04B10/00
摘要： An operational optical transceiver configured to initiate operation in loop back mode. The optical transceiver includes transmit and receive signal paths, a memory capable of having microcode written to it, and a configurable switch array that is used to connect and disconnect the two signal paths as appropriate for a desired loop back mode. The microcode is structured to cause the optical transceiver to control the configurable switch array. This allows for analysis and diagnostics of the signal data.
摘要翻译： 一种可操作的光收发器，被配置为在环回模式下启动操作。 光收发器包括发送和接收信号路径，能够具有写入其中的微码的存储器，以及可配置的开关阵列，其用于连接和断开两个信号路径以适合于期望的环回模式。 微码被构造成使光收发器控制可配置的开关阵列。 这允许对信号数据进行分析和诊断。
-
9.发明授权公开(公告)号：US07650070B2
公开(公告)日：2010-01-19
申请号：US11320182
申请日：2005-12-28
CPC分类号： H04B10/40
摘要： An operational optical transceiver microcontroller configured to initiate a self-test using internalized loop backs. The microcontroller includes a memory, at least one processor and a number of input and output terminals. The output terminals are coupled to internally corresponding input terminals by a configurable switch. The memory receives microcode that, when executed by the processor, causes the microcontroller to close the switches so as to internally connect the output and input terminals. A signal is then asserted on the output terminal. This signal loops back and is received by the input terminal. The processor may then detect the microcontroller's response to the signal.
摘要翻译： 配置为使用内部环路启动自检的操作光收发器微控制器。 微控制器包括存储器，至少一个处理器和多个输入和输出端子。 输出端子通过可配置的开关耦合到内部对应的输入端子。 存储器接收微代码，当由处理器执行时，微代码使微控制器闭合开关，以便内部连接输出端子和输入端子。 然后在输出端子上确认信号。 该信号回送并被输入端接收。 然后，处理器可以检测微控制器对信号的响应。
-
公开(公告)号：US07610494B2
公开(公告)日：2009-10-27
申请号：US11320033
申请日：2005-12-28
CPC分类号： G02B6/4246 , H04B10/40
摘要： An optical transceiver (or optical transmitter or optical receiver) that has at least one processor and a memory. The optical transceiver receives encrypted microcode from a source. The optical transceiver may then decrypt the received microcode to create decrypted microcode. The decrypted microcode is then written to the memory, where it may be executed by the at least one processor. The microcode, when executed by the at least one processor, controls one or more functions of the optical transceiver.
摘要翻译： 具有至少一个处理器和存储器的光收发器（或光发射器或光接收器）。 光收发器从源接收加密的微码。 然后，光收发器可以解密所接收的微码以产生解密的微码。 然后将解密的微代码写入存储器，在该存储器中，该代码可由至少一个处理器执行。 当由至少一个处理器执行时，微代码控制光收发器的一个或多个功能。
-
-
-
-
-
-
-
-
-
搜索结果
44 条记录 (耗时 0.028 秒)