利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

8 条记录 (耗时 0.041 秒)

    Hot-upgrade/hot-add memory
    2.
    发明授权
    Hot-upgrade/hot-add memory 失效
    热升级/热添加内存

    公开(公告)号：US06854070B2

    公开(公告)日：2005-02-08

    申请号：US09769978

    申请日：2001-01-25

    申请人： Jerome J. Johnson ,  John M. MacLaren ,  Robert A. Lester ,  John E. Larson ,  Gary J. Piccirillo ,  Christian H. Post ,  Jeffery Galloway ,  Ho M. Lai ,  Anisha Anand ,  Eric Rose

    发明人： Jerome J. Johnson ,  John M. MacLaren ,  Robert A. Lester ,  John E. Larson ,  Gary J. Piccirillo ,  Christian H. Post ,  Jeffery Galloway ,  Ho M. Lai ,  Anisha Anand ,  Eric Rose

    IPC分类号： G06F11/10 ,  G06F11/00

    CPC分类号： G06F11/108

    摘要： A method of adding memory capacity to a computer system. The computer system comprises a redundant memory system including a plurality of memory cartridges. By powering-down a memory cartridge, adding an additional memory module to the memory cartridge, and powering-up the memory cartridge for each memory cartridge in the system, the system can transition from a redundant mode of operation to a non-redundant mode of operation for each power-down, thus allowing the computer system to remain functional during the addition of the memory module. Alternatively, memory cartridges with higher memory capacity than those currently present in the computer system can be used to replace existing memory cartridges in the computer system, using the same techniques.

    摘要翻译： 一种向计算机系统增加内存容量的方法。 计算机系统包括包括多个存储器盒的冗余存储器系统。 通过关闭存储卡，将额外的内存模块添加到内存盒，并为系统中的每个内存盒启动内存盒，系统可以从冗余操作模式转换到非冗余模式 操作每个掉电，从而允许计算机系统在添加存储器模块期间保持功能。 或者，可以使用具有比当前存在于计算机系统中的存储器容量更高的存储器盒来替代计算机系统中的现有存储器盒，使用相同的技术。

    Redriver with two reference clocks and method of operation thereof
    7.
    发明授权
    Redriver with two reference clocks and method of operation thereof 有权
    具有两个参考时钟的驱动器及其操作方法

    公开(公告)号：US08166334B2

    公开(公告)日：2012-04-24

    申请号：US12918050

    申请日：2008-02-20

    申请人： Ho M. Lai ,  Chi K. Sides ,  Paul V. Brownell

    发明人： Ho M. Lai ,  Chi K. Sides ,  Paul V. Brownell

    IPC分类号： G06F1/00

    CPC分类号： G06F5/06

    摘要： A two reference clock architected redriver includes an inbound elastic buffer and an outbound elastic buffer. Data transmitted to and received from a North Bridge uses a common reference clock architecture. Data transmitted to and received from an external blade uses a separate reference clock architecture. The inbound elastic buffer includes an inbound elastic buffer recovered clock domain, an inbound elastic buffer common reference clock domain, and an inbound decoder/descrambler, an inbound scrambler/encoder, and inbound liner shift registers. The outbound elastic buffer includes an outbound elastic buffer common reference clock domain, an outbound elastic buffer low jitter clock domain, and an outbound decoder/descrambler, an outbound scrambler/encoder, and outbound liner shift register.

    摘要翻译： 两个参考时钟架构的重拨器包括入站弹性缓冲器和出站弹性缓冲器。 发送到北桥和从北桥接收的数据使用公共参考时钟架构。 从外部刀片传输和接收的数据使用单独的参考时钟架构。 入站弹性缓冲器包括入站弹性缓冲器恢复时钟域，入站弹性缓冲器公共参考时钟域和入站解码器/解扰器，入站加扰器/编码器和入站班轮移位寄存器。 出站弹性缓冲器包括出站弹性缓冲器公共参考时钟域，出站弹性缓冲器低抖动时钟域和出站解码器/解扰器，出站扰码器/编码器和出站线性移位寄存器。

    Redriver With Two Reference Clocks And Method Of Operation Thereof
    8.
    发明申请
    Redriver With Two Reference Clocks And Method Of Operation Thereof 有权
    带有两个参考时钟的转机及其操作方法

    公开(公告)号：US20100315135A1

    公开(公告)日：2010-12-16

    申请号：US12918050

    申请日：2008-02-20

    申请人： Ho M. Lai ,  Chi K. Sides ,  Paul V. Brownell

    发明人： Ho M. Lai ,  Chi K. Sides ,  Paul V. Brownell

    IPC分类号： H03L7/00

    CPC分类号： G06F5/06

    摘要： A two reference clock architected redriver includes an inbound elastic buffer and an outbound elastic buffer. Data transmitted to and received from a North Bridge uses a common reference clock architecture. Data transmitted to and received from an external blade uses a separate reference clock architecture. The inbound elastic buffer includes an inbound elastic buffer recovered clock domain, an inbound elastic buffer common reference clock domain, and an inbound decoder/descrambler, an inbound scrambler/encoder, and inbound liner shift registers. The outbound elastic buffer includes an outbound elastic buffer common reference clock domain, an outbound elastic buffer low jitter clock domain, and an outbound decoder/descrambler, an outbound scrambler/encoder, and outbound liner shift register.

    摘要翻译： 两个参考时钟架构的重拨器包括入站弹性缓冲器和出站弹性缓冲器。 发送到北桥和从北桥接收的数据使用公共参考时钟架构。 从外部刀片传输和接收的数据使用单独的参考时钟架构。 入站弹性缓冲器包括入站弹性缓冲器恢复时钟域，入站弹性缓冲器公共参考时钟域和入站解码器/解扰器，入站加扰器/编码器和入站班轮移位寄存器。 出站弹性缓冲器包括出站弹性缓冲器公共参考时钟域，出站弹性缓冲器低抖动时钟域和出站解码器/解扰器，出站扰码器/编码器和出站线性移位寄存器。