摘要:
A novel supported catalyst component useful for &agr;-olefin polymerization and a method of polymerizing an &agr;-olefin using the same. The catalyst component is characterized by being prepared by contacting a complex represented by general formula (I) wherein R1 and R2 are the same or different and each represents a C1-6 linear or branched alkyl, a C1-3 haloalkyl, or optionally substituted phenyl; and X represents a halogeno with magnesium compound.
摘要:
A catalyst for producing a poly-.alpha.-olefin which comprises a metallocene compound containing an element of group IVA bonded to an organic polymer containing an element of group IVB; and a process for producing a poly-.alpha.-olefin which comprises polymerizing an .alpha.-olefin in the presence of the above-described catalyst and also a specified aluminoxane as a co-catalyst.
摘要:
A catalyst for producing a poly-.alpha.-olefin which comprises a metallocene compound containing an element of group IVA bonded to an organic polymer containing an element of the group IVB; and a process for producing a poly-.alpha.-olefin which comprises polymerizing an .alpha.-olefin in the presence of the above-described catalyst and also a specified aluminoxane as a co-catalyst.
摘要:
An olefin polymer that is obtained using an olefin polymerization catalyst that includes a solid catalyst component for olefin polymerization that includes titanium, magnesium, a halogen, and an ester compound (A) represented by the following formula (1): R1R2C═C(COOR3)(COOR4), an organoaluminum compound, and an optional external electron donor compound, exhibits primary properties (e.g., molecular weight distribution and stereoregularity) similar to those of an olefin polymer obtained using a solid catalyst component that includes a phthalic ester as an electron donor.
摘要:
In an ADPLL composed of a digital circuit, a technique improving phase difference detection in a vicinity of a phase difference of 0 (zero) is provided. A feedback loop comprises a PFD comparing phases and frequencies of a reference signal and a feedback signal, a TDC converting an output of the PFD into a digital value, a DLF removing a high frequency noise component from an output of the TDC, a DCO controlled based on an output of the DLF and a DIV frequency-dividing an output the DCO and outputting the feedback signal. An offset value is added at any portion of the feedback loop, a phase of the feedback signal is controlled and a value other than 0 is inputted to the TDC even when the ADPLL is locked.
摘要:
A level converter level-converts an oscillation output signal of a reference frequency oscillator and supplies the level-converted signal to a phase comparator of a PLL/fractional synthesizer for controlling an oscillation frequency of an RF transmission voltage-controlled oscillator. The level converter includes a self-bias type voltage amplifier which amplifies a reference frequency signal of the reference frequency oscillator. The self-bias type voltage amplifier includes a coupling capacitor, an amplifying transistor, a load and a bias element and suppresses a variation in the level of each harmonic component even though an external power supply voltage varies.
摘要:
A communication semiconductor integrated circuit device includes an RFVCO and a TXVCO and is formed over one semiconductor substrate, and has a first operation mode (idle mode) which does not perform transmission and reception, a second operation mode (warmup mode) which performs a preparation prior to the start of transmission or reception, and a third operation mode (transmission or reception mode) which performs transmission or reception. In the first operation mode, two oscillators are deactivated, and the operation of selecting a frequency band to be used in at least the TXVCO which generates a transmit signal, is performed in the second operation mode. In the communication semiconductor integrated circuit device, a high frequency signal generator which generates a signal having a desired frequency with an oscillation signal outputted from a crystal oscillator as a reference signal, a reception system circuit (RXC) including a frequency converter, and a transmission system circuit (TXC) including the TXVCO which generates the transmit signal, are respectively formed in different semiconductor regions isolated by insulators.
摘要:
An RF IC in which a PLL circuit including a loop filter is incorporated into a semiconductor chip is achieved without increasing power consumption or chip size. The RF IC includes a VCO capable of switching oscillation frequency bands, a variable frequency divider, a phase comparator, and a loop filter, which are contained in the PLL loop. A discrimination circuit discriminates a lead or lag in a phase of an output signal from the variable frequency divider against a reference signal and an automatic band selecting circuit generates a signal for switching the frequency bands of the VCO based on output from the discrimination circuit. While switching the frequency bands of the VCO by means of bisection algorithm, the RF IC detects an optimum frequency band, and adds offset to it to determine a final usable frequency band.
摘要:
An RF IC in which a PLL circuit including a loop filter is incorporated into a semiconductor chip is achieved without increasing power consumption or chip size. The RF IC includes a VCO capable of switching oscillation frequency bands, a variable frequency divider, a phase comparator, and a loop filter, which are contained in the PLL loop. A discrimination circuit discriminates a lead or lag in a phase of an output signal from the variable frequency divider against a reference signal and an automatic band selecting circuit generates a signal for switching the frequency bands of the VCO based on output from the discrimination circuit. While switching the frequency bands of the VCO by means of bisection algorithm, the RF IC detects an optimum frequency band, and adds offset to it to determine a final usable frequency band.
摘要:
An RF IC in which a PLL circuit including a loop filter is incorporated into a semiconductor chip is achieved without increasing power consumption or chip size. The RF IC includes a VCO capable of switching oscillation frequency bands, a variable frequency divider, a phase comparator, and a loop filter, which are contained in the PLL loop. A discrimination circuit discriminates a lead or lag in a phase of an output signal from the variable frequency divider against a reference signal and an automatic band selecting circuit generates a signal for switching the frequency bands of the VCO based on output from the discrimination circuit. While switching the frequency bands of the VCO by means of bisection algorithm, the RF IC detects an optimum frequency band, and adds offset to it to determine a final usable frequency band.