-
公开(公告)号:US3967055A
公开(公告)日:1976-06-29
申请号:US497472
申请日:1974-08-14
CPC分类号: G11C27/04 , G11C19/186 , G11C19/188 , H01L27/14831 , H04N3/1575
摘要: A semiconductor pick-up arrangement in which the picked up information is transported through a series of shift elements to an output. Since each information passes another number of shift elements in which the passage of a signal per switching operation is non-ideal, there is a place or time-dependent signal degradation. To obtain a uniform signal degradation the information is applied to an analog shift register of a forward and backward shifting type in which the signal degradation per switching operation at the shift register has been reduced by approximately 50% of that at the series.
摘要翻译: 一种半导体拾取装置,其中拾取信息通过一系列移位元件传送到输出端。 由于每个信息通过另一数量的移位元件,其中每次切换操作的信号通过是非理想的,所以存在位置或时间相关的信号劣化。 为了获得均匀的信号劣化,信息被应用于正向和反向移位类型的模拟移位寄存器,其中在移位寄存器处的每次切换操作的信号劣化已经减少了系列中的大约50%。
-
公开(公告)号:US4001862A
公开(公告)日:1977-01-04
申请号:US630990
申请日:1975-11-12
IPC分类号: H01L27/105 , H01L29/78 , H01L27/02
CPC分类号: H01L27/1055
摘要: Variable capacitance bucket brigade memory in which variable capacitances are used instead of fixed capacitances in order to reduce the Signal-Step-Response-Error.
-