-
公开(公告)号：US20070075736A1
公开(公告)日：2007-04-05
申请号：US11371833
申请日：2006-03-09
申请人： Kenneth Goodnow , Clarence Ogilvie , Christopher Reynolds , Jack Smith , Sebastian Ventrone , Keith Williams
发明人： Kenneth Goodnow , Clarence Ogilvie , Christopher Reynolds , Jack Smith , Sebastian Ventrone , Keith Williams
IPC分类号： H03K19/177
CPC分类号： H03K19/177
摘要： A field programmable gate array (FPGA) device including a non-programming-based default power-on electronic configuration. The non-programming-based default power-on electronic configuration defines a default state to initial a first logic function. Upon power-up, the FPGA device would be enabled to enter the default state without having first to be configured via a conventional programming mode, thus saving processing time during power-up. Several embodiments are disclosed, such as a mask via circuit, an asynchronous set/reset circuit, an unbalanced latch circuit and a flush and scan circuit. A related method is also disclosed to reduce the memory size dedicated to the first logic function to facilitate further programming after power-up. In addition to time saving and further programming, the FPGA device can also allow partial or incremental programming to expand the full functionality to match customer's different needs.
-
公开(公告)号：US20080030226A1
公开(公告)日：2008-02-07
申请号：US11869921
申请日：2007-10-10
申请人： Kenneth Goodnow , Clarence Ogilvie , Christopher Reynolds , Jack Smith , Sebastian Ventrone , Keith Williams
发明人： Kenneth Goodnow , Clarence Ogilvie , Christopher Reynolds , Jack Smith , Sebastian Ventrone , Keith Williams
IPC分类号： H03K19/173
CPC分类号： H03K19/17776 , H03K19/17732 , H03K19/17756 , H03K19/17772
摘要： A field programmable gate array (FPGA) device including a non-non-programming-based default power-on electronic configuration. The non-non-programming-based default power-on electronic configuration defines a default state to initial a first logic function. Upon power-up, the FPGA device would be enabled to enter the default state without having first to be configured via a conventional programming mode, thus saving precious processing time during power-up. Several embodiments are disclosed, such as a mask via circuit, an asynchronized set/reset circuit, an unbalanced latch circuit and a flush and scan circuit. A related method is also disclosed to reduce the memory size dedicated to the first logic function to facilitate further programming after power-up. In addition to time saving and further programming, the FPGA device can also allow partial or incremental programming to expand the full functionality to match customer's different needs.
摘要翻译： 包括非基于非编程的默认开机电子配置的现场可编程门阵列（FPGA）设备。 非基于非编程的默认开机电子配置定义了初始化第一逻辑功能的默认状态。 上电时，FPGA器件将能够进入默认状态，而不必首先通过常规编程模式进行配置，从而在上电时节省宝贵的处理时间。 公开了几个实施例，例如掩模通孔电路，异步设置/复位电路，不平衡锁存电路和冲洗和扫描电路。 还公开了一种相关方法，以减少专用于第一逻辑功能的存储器大小，以便在上电之后进一步编程。 除了节省时间和进一步的编程之外，FPGA器件还可以允许部分或增量编程扩展完整的功能以满足客户的不同需求。
-
公开(公告)号：US20070075733A1
公开(公告)日：2007-04-05
申请号：US11162997
申请日：2005-09-30
申请人： Kenneth Goodnow , Clarence Ogilvie , Christopher Reynolds , Jack Smith , Sebastian Ventrone , Keith Williams
发明人： Kenneth Goodnow , Clarence Ogilvie , Christopher Reynolds , Jack Smith , Sebastian Ventrone , Keith Williams
IPC分类号： H03K19/177
CPC分类号： H03K19/17776 , H03K19/17732 , H03K19/17756 , H03K19/17772
摘要： A field programmable gate array (FPGA) device including a non-programming-based default power-on electronic configuration. The non-programming-based default power-on electronic configuration defines a default state to initial a first logic function. Upon power-up, the FPGA device would be enabled to enter the default state without having first to be configured via a conventional programming mode, thus saving processing time during power-up. Several embodiments are disclosed, such as a mask via circuit, an asynchronous set/reset circuit, an unbalanced latch circuit and a flush and scan circuit. A related method is also disclosed to reduce the memory size dedicated to the first logic function to facilitate further programming after power-up. In addition to time saving and further programming, the FPGA device can also allow partial or incremental programming to expand the full functionality to match customer's different needs.
摘要翻译： 包括基于非编程的默认开机电子配置的现场可编程门阵列（FPGA）装置。 非基于编程的默认开机电子配置定义了初始化第一逻辑功能的默认状态。 上电时，FPGA器件将能够进入默认状态，而不必首先通过常规编程模式进行配置，从而节省加电时的处理时间。 公开了几个实施例，例如掩模通孔电路，异步设置/复位电路，不平衡锁存电路和齐平扫描电路。 还公开了一种相关方法，以减少专用于第一逻辑功能的存储器大小，以便在上电之后进一步编程。 除了节省时间和进一步的编程之外，FPGA器件还可以允许部分或增量编程扩展完整的功能以满足客户的不同需求。
-
4.发明申请SYSTEM AND METHOD FOR DYNAMICALLY EXECUTING A FUNCTION IN A PROGRAMMABLE LOGIC ARRAY 失效在可编程逻辑阵列中动态执行功能的系统和方法公开(公告)号：US20050077917A1
公开(公告)日：2005-04-14
申请号：US10605603
申请日：2003-10-13
IPC分类号： G06F15/78 , H03K19/177
CPC分类号： H03K19/17752 , G06F15/7867 , H03K19/17756 , H03K19/1776
摘要： A reconfigurable logic array (RLA) system (104) that includes an RLA (108) and a programmer (112) for reprogramming the RLA on a cyclical basis. A function (F) requiring a larger amount of logic than contained in the RLA is partitioned into multiple functional blocks (FB1, FB2, FB3). The programmer contains software (144) that partitions the RLA into a function region FR located between two storage regions SR1, SR2. The programmer then programs functional region sequentially with the functional blocks of the function so that the functional blocks process in alternating directions between the storage regions. While the programmer is re-configuring function region with the next functional block and re-configuring one of the storage regions for receiving the output of the next functional block, data being passed from the current functional block to the next functional block is held in the other storage region.
摘要翻译： 一种可重构逻辑阵列（RLA）系统（104），包括RLA（108）和编程器（112），用于循环地重新编程RLA。 需要比RLA中包含的逻辑大的功能（F）被划分为多个功能块（FB1，FB2，FB3）。 程序员包含将RLA分割成位于两个存储区域SR1，SR2之间的功能区域FR的软件（144）。 然后，程序员用功能块的功能块顺序地对功能区进行编程，使得功能块在存储区之间交替地进行处理。 当程序员使用下一个功能块重新配置功能区域并且重新配置用于接收下一个功能块的输出的一个存储区域时，从当前功能块传递到下一个功能块的数据被保存在 其他存储区域。
-
5.发明申请System and method for dynamically executing a function in a programmable logic array 有权用于在可编程逻辑阵列中动态执行功能的系统和方法公开(公告)号：US20050251778A1
公开(公告)日：2005-11-10
申请号：US11181053
申请日：2005-07-14
IPC分类号： G06F15/78 , H03K19/177 , H03K19/00
CPC分类号： H03K19/17752 , G06F15/7867 , H03K19/17756 , H03K19/1776
摘要： A reconfigurable logic array (RLA) system (104) that includes an RLA (108) and a programmer (112) for reprogramming the RLA on a cyclical basis. A function (F) requiring a larger amount of logic than contained in the RLA is partitioned into multiple functional blocks (FB 1, FB2, FB3). The programmer contains software (144) that partitions the RLA into a function region FR located between two storage regions SR1, SR2. The programmer then programs functional region sequentially with the functional blocks of the function so that the functional blocks process in alternating directions between the storage regions. While the programmer is reconfiguring function region with the next functional block and reconfiguring one of the storage regions for receiving the output of the next functional block, data being passed from the current functional block to the next functional block is held in the other storage region.
摘要翻译： 一种可重构逻辑阵列（RLA）系统（104），包括RLA（108）和编程器（112），用于循环地重新编程RLA。 需要比RLA中包含的逻辑大的功能（F）被划分为多个功能块（FB 1，FB 2，FB 3）。 程序员包含将RLA分割成位于两个存储区域SR 1，SR 2之间的功能区域FR的软件（144）。 然后，程序员用功能块的功能块顺序地对功能区进行编程，使得功能块在存储区之间交替地进行处理。 当编程器用下一个功能块重新配置功能区域并且重新配置存储区域之一以接收下一个功能块的输出时，从当前功能块传递到下一个功能块的数据被保存在另一个存储区域中。
-
公开(公告)号：US20050120323A1
公开(公告)日：2005-06-02
申请号：US10725712
申请日：2003-12-02
CPC分类号： G06F17/5054
摘要： A method and system for modifying the function of a state machine having a programmable logic device. The method including: (a) modifying a high-level design of the state machine to obtain a modified high-level design of the state machine with a modified function; (b) generating a programmable logic device netlist from differences in the high-level design and the modified design; and (c) installing the modified function into the state machine by programming the programmable logic device based on the programmable logic device netlist.
摘要翻译： 一种用于修改具有可编程逻辑器件的状态机的功能的方法和系统。 该方法包括：（a）修改状态机的高级设计，以获得具有修改功能的状态机修改后的高级设计; （b）从高级设计和改进设计的差异中产生可编程逻辑器件网表; 和（c）通过基于可编程逻辑器件网表对可编程逻辑器件进行编程来将修改后的功能安装到状态机中。
-
7.发明申请METHOD OF SELECTIVELY BUILDING REDUNDANT LOGIC STRUCTURES TO IMPROVE FAULT TOLERANCE 失效选择性建立冗余逻辑结构以提高容错能力的方法公开(公告)号：US20050125749A1
公开(公告)日：2005-06-09
申请号：US10707323
申请日：2003-12-05
IPC分类号： G06F17/50
CPC分类号： G06F17/5045 , G06F11/18
摘要： A new hardware description language (HDL) extension at the register-transfer level (RTL) for designating particular logic functions as fault tolerant and a method of implementing a fault redundant scheme for the fault tolerant logic functions. Code (20) is written in VHDL at the RTL and includes instructions for adding the operator “FT” to certain logic functions. Logic functions that include the FT operator are considered critical functions, i.e., fault tolerant. By including the FT operator, a logic synthesis tool is alerted to the functions that have been designated as fault tolerant. As a result, the preprogrammed logic synthesis tool causes the design of the IC to include a fault redundant scheme (30) for the logic functions that include the FT operator. Fault redundant scheme (30) includes three copies of the logic function, i.e., Copy A (32), Copy B (34), and Copy C (36), as well as a majority voter 38.
摘要翻译： 用于指定特定逻辑功能作为容错的寄存器传输级（RTL）的新硬件描述语言（HDL）扩展以及为容错逻辑功能实现故障冗余方案的方法。 代码（20）以RTL写入VHDL，并包括将操作符“FT”添加到某些逻辑功能的指令。 包括FT操作员的逻辑功能被认为是关键功能，即容错。 通过包括FT操作员，逻辑综合工具被提醒已被指定为容错的功能。 因此，预编程的逻辑综合工具使得IC的设计包括用于包括FT操作员的逻辑功能的故障冗余方案（30）。 故障冗余方案（30）包括逻辑功能的三个副本，即复制A（32），复制B（34）和复制C（36）以及多数选民38。
-
公开(公告)号：US20060190908A1
公开(公告)日：2006-08-24
申请号：US11375891
申请日：2006-03-15
申请人： Stanislav Bajuk , Jack Smith , Sebastian Ventrone
发明人： Stanislav Bajuk , Jack Smith , Sebastian Ventrone
IPC分类号： G06F17/50
CPC分类号： G06F17/5045 , G06F17/5068
摘要： A method and system for storing and modifying register transfer language (RTL) described logic types. Upon a declaration of a signal interconnect, a language extension of a register transfer language is defined for the signal interconnect based on the signal interconnect”s type. The language extensions allow different signal interconnect types, such as those used with field programmable gate arrays (FPGA) and standard cells, to be stored in a same file array hierarchy. This storage facilitates changing logic types, thus ultimately resulting in an integrated circuit (IC) that is either smaller (using more standard cells) or more flexible (using more FPGA cells). The transition from one RTL type to another is performed within the physical design cycle, in which wiring, timing and placement of components (information) is performed before masking out the final chip design.
摘要翻译： 一种存储和修改寄存器传输语言（RTL）的方法和系统，描述逻辑类型。 在声明信号互连时，基于信号互连的类型为信号互连定义了寄存器传输语言的语言扩展。语言扩展允许不同的信号互连类型，例如与现场可编程门阵列（例如， FPGA）和标准单元存储在相同的文件阵列层次结构中，这种存储有助于改变逻辑类型，从而最终导致集成电路（IC）更小（使用更多的标准单元）或更灵活（使用更多的FPGA 在物理设计周期内执行从一个RTL类型到另一个RTL类型的转换，其中在屏蔽最终芯片设计之前执行组件（信息）的布线，定时和布局。
-
公开(公告)号：US20050010888A1
公开(公告)日：2005-01-13
申请号：US10604279
申请日：2003-07-08
申请人： Jack Smith , Sebastian Ventrone
发明人： Jack Smith , Sebastian Ventrone
CPC分类号： G06F17/5045
摘要： The disclosure presents a method of designing an integrated circuit having latches. The invention first prepares a logical design of logic devices and latches and then creates a physical design by positioning the logic devices and the latches within the integrated circuit based on the logical design. During the process of creating the physical design the invention eliminates redundant latches by combining latches which do not transition during the same clock cycle, latches which do not relate to the same logical function, latches which are in the same clock domain, and latches that are within a given physical proximity of each other. The invention determines whether latches transition during the same clock cycle by running a simulation of an initial physical design and recording the latches that transition during each clock cycle. The invention also determines whether an adequate timing slack exists between transitions of latches that do not transition during the same clock cycle. The foregoing process of eliminating redundant latches comprises replacing at least two latches with a single latch. The process of eliminating redundant latches produces a revised physical design, and the invention tests the revised physical design to determine whether the revised physical design performs as expected.
摘要翻译： 本公开提供了一种设计具有锁存器的集成电路的方法。 本发明首先准备逻辑设备和锁存器的逻辑设计，然后基于逻辑设计将逻辑器件和锁存器定位在集成电路内，从而创建物理设计。 在创建物理设计的过程中，本发明通过组合在同一时钟周期内不转换的锁存器来消除冗余锁存器，与相同逻辑功能不相关的锁存器，处于相同时钟域的锁存器和锁存器 在彼此的给定物理接近度内。 本发明通过运行初始物理设计的模拟并且记录在每个时钟周期期间转换的锁存器来确定锁存器是否在同一时钟周期内转变。 本发明还确定在相同时钟周期期间不转换的锁存器的转换之间是否存在适当的定时松弛。 消除冗余锁存器的上述过程包括用单个锁存器替换至少两个锁存器。 消除冗余锁存器的过程产生修改的物理设计，并且本发明测试修改的物理设计以确定修改后的物理设计是否按预期执行。
-
10.发明授权公开(公告)号：US08254942B2
公开(公告)日：2012-08-28
申请号：US12324210
申请日：2008-11-26
IPC分类号： H04W72/00
CPC分类号： H04W72/04 , H04L5/0007 , H04L5/0044 , H04L5/0094 , H04W72/0413 , H04W72/042 , H04W88/08
摘要： A system and method for resource allocation in wireless communications systems includes a method for operating a base station. The method includes receiving a resource request for radio resources for a mobile station and transmitting an indication of unallocated radio resources to the mobile station. A resource assignment is determined for the resource request, and the resource assignment is transmitted to the mobile station. The resource assignment comprises unallocated radio resources and a number of radio resources.
摘要翻译： 无线通信系统中的资源分配的系统和方法包括用于操作基站的方法。 该方法包括接收对移动台的无线电资源的资源请求，并向移动台发送未分配的无线电资源的指示。 为资源请求确定资源分配，资源分配被发送到移动台。 资源分配包括未分配的无线电资源和多个无线电资源。
-
-
-
-
-
-
-
-
-
搜索结果
45 条记录 (耗时 0.026 秒)