PACKAGING SUBSTRATE WITH LOW THERMAL RESISTANCE AND LOW PARASITIC INDUCTANCE

    公开(公告)号:US20220385033A1

    公开(公告)日:2022-12-01

    申请号:US17445786

    申请日:2021-08-24

    摘要: A substrate may include a thermally conductive metal core having a top side and a bottom side, a first dielectric coating on the top side of the metal core, a second dielectric coating on the bottom side of the metal core, a first metal circuit layer formed above the first dielectric coating, and a second metal circuit layer formed under the second dielectric coating. In some implementations, the first dielectric coating and the second dielectric coating have thicknesses below sixty micrometers and respective thermal resistances under fifteen degrees Celsius per watt. In some implementations, one or more electrical currents flowing vertically across a dielectric coating have a low parasitic inductance based on the thickness of the dielectric coating, and the metal core may dissipate heat flowing across the dielectric coating and into the metal core.

    SUBSTRATE DESIGNS FOR TIME-OF-FLIGHT CAMERA PROJECTORS WITH LOW THERMAL RESISTANCE AND LOW PARASITIC INDUCTANCE

    公开(公告)号:US20220385039A1

    公开(公告)日:2022-12-01

    申请号:US17445787

    申请日:2021-08-24

    摘要: A circuit (e.g., for use in a time-of-flight camera projector module) may include a top metal layer having an anode and a cathode, one or more capacitors connected to the anode, a vertical-cavity surface-emitting laser connected to the anode and the cathode, and a driver connected to the cathode. The circuit may further include a bottom metal layer connected to ground and arranged below the top metal layer, and a dielectric layer separating the top metal layer and the bottom metal layer. In some implementations, the dielectric layer has a thickness under sixty micrometers and a thermal resistance under fifteen degrees Celsius per watt. Accordingly, a current loop flowing vertically across the dielectric layer has a low self-inductance based on the thickness of the dielectric layer and the bottom metal layer is arranged to dissipate heat generated by the current loop flowing vertically across the dielectric layer.

    LASER DIODE ASSEMBLY AND DRIVING CIRCUIT FOR HIGH POWER SHORT PULSE GENERATION

    公开(公告)号:US20220209494A1

    公开(公告)日:2022-06-30

    申请号:US17301332

    申请日:2021-03-31

    摘要: A driver circuit may include a source, a first circuit path, and a second circuit path. The a first circuit path may be connected to the source and include a first anode pad, a first set of connecting elements to connect the first anode pad to an anode of an optical load, a second anode pad that is separate from the first anode pad, a second set of connecting elements to connect the anode of the optical load to the second anode pad, and a switch. The switch being in a closed state causes current to charge the first set of connecting elements and the second set of connecting elements through the first circuit path. The switch transitioning from the closed state to the open state causes the first set of connecting elements to discharge current through the second circuit path to provide an electrical pulse to the optical load.

    OPTICAL DEVICE INCLUDING A SUBSTRATE WITH A CONDUCTOR-FILLED TRENCH ON A CONDUCTIVE CORE

    公开(公告)号:US20220166187A1

    公开(公告)日:2022-05-26

    申请号:US17301261

    申请日:2021-03-30

    IPC分类号: H01S5/024 H01S5/183

    摘要: An optical device may include a substrate including a conductive core, a first layer stack on a first surface of the conductive core, a conductor-filled trench extending through the first layer stack to the conductive core such that the conductor-filled trench is on the first surface of the conductive core, and a second layer stack on a second surface of the conductive core. The optical device may include a vertical-cavity surface-emitting laser (VCSEL) chip above the conductor-filled trench. The VCSEL chip may include an array of VCSELs. A size of the conductor-filled trench may match a size of the VCSEL chip, match a size of an emission region of the array of VCSELs, or be greater than the size of the emission region of the array of VCSELs and less than the size of the VCSEL chip.

    VERTICAL CAVITY SURFACE EMITTING LASER ILLUMINATOR PACKAGE WITH EMBEDDED CAPACITOR

    公开(公告)号:US20230047740A1

    公开(公告)日:2023-02-16

    申请号:US17449612

    申请日:2021-09-30

    IPC分类号: H01S5/042 H01L49/02

    摘要: In some implementations, a vertical cavity surface emitting laser (VCSEL) package may include a substrate. The VCSEL package may include a VCSEL disposed on a surface of the substrate. The VCSEL package may include a VCSEL driver disposed on the surface of the substrate. The VCSEL package may include an embedded capacitor electrically connected to the VCSEL and the VCSEL driver. The embedded capacitor may be formed from a subset of layers of the substrate. The capacitor may be associated with a first capacitance that is different from a second capacitance of at least one other capacitor associated with the substrate.