公开(公告)号：US20230015202A1

公开(公告)日：2023-01-19

申请号：US17953439

申请日：2022-09-27

Applicant: Macronix International Co., Ltd.

Inventor： Shuo-Nan Hung ,  E-Yuan Chang

IPC: G06F3/06

Abstract: A memory controller accesses a memory page in a memory block of a storage memory array of a memory device. The memory controller reads memory data stored in the accessed memory page. The memory controller determines a number of error bits associated with the memory data. The memory controller obtains an erase count corresponding to the accessed memory page, the erase count indicating a number of erase operations performed on the accessed memory page. The memory controller determines, from among one or more error threshold values, an error threshold value based at least on the erase count. The memory controller determines a relationship between the number of error bits and the error threshold value. The memory controller triggers a data refresh for the accessed memory block if the relationship between the number of error bits and the error threshold value satisfy a known criterion.

公开(公告)号：US20220137842A1

公开(公告)日：2022-05-05

申请号：US17089972

申请日：2020-11-05

Applicant: Macronix International Co., Ltd.

Inventor： Shuo-Nan Hung ,  E-Yuan Chang

IPC: G06F3/06

Abstract: A memory controller accesses a memory page in a memory block of a storage memory array of a memory device. The memory controller reads memory data stored in the accessed memory page. The memory controller determines a number of error bits associated with the memory data. The memory controller obtains an erase count corresponding to the accessed memory page, the erase count indicating a number of erase operations performed on the accessed memory page. The memory controller determines, from among one or more error threshold values, an error threshold value based at least on the erase count. The memory controller determines a relationship between the number of error bits and the error threshold value. The memory controller triggers a data refresh for the accessed memory block if the relationship between the number of error bits and the error threshold value satisfy a known criterion.

公开(公告)号：US20240233783A1

公开(公告)日：2024-07-11

申请号：US18150584

申请日：2023-01-05

Applicant: Macronix International Co., Ltd.

Inventor： Ji-Yu Hung ,  E-Yuan Chang

IPC: G11C7/10

CPC classification number: G11C7/1048 ,  G11C7/1084 ,  G11C7/1087

Abstract: Systems, methods, circuits, and apparatus for managing page buffer circuits in memory devices are provided. In one aspect, a memory device includes a memory cell array, a page buffer circuit including a plurality of page buffers, and a cache data latch (CDL) circuit including a plurality of caches coupled to the plurality of page buffers through a plurality of data bus sections. The plurality of data bus sections are configured to be conductively connected together as a data bus for data transfer. Each data bus section corresponds to a page buffer in the page buffer circuit and is configured to conductively separate from at least one adjacent data bus section for data sensing in the memory cell array.

公开(公告)号：US11853567B2

公开(公告)日：2023-12-26

申请号：US17953439

申请日：2022-09-27

Applicant: Macronix International Co., Ltd.

Inventor： Shuo-Nan Hung ,  E-Yuan Chang

IPC: G06F3/06

CPC classification number: G06F3/0632 ,  G06F3/0604 ,  G06F3/0619 ,  G06F3/0655 ,  G06F3/0679

Abstract: A memory controller accesses a memory page in a memory block of a storage memory array of a memory device. The memory controller reads memory data stored in the accessed memory page. The memory controller determines a number of error bits associated with the memory data. The memory controller obtains an erase count corresponding to the accessed memory page, the erase count indicating a number of erase operations performed on the accessed memory page. The memory controller determines, from among one or more error threshold values, an error threshold value based at least on the erase count. The memory controller determines a relationship between the number of error bits and the error threshold value. The memory controller triggers a data refresh for the accessed memory block if the relationship between the number of error bits and the error threshold value satisfy a known criterion.

公开(公告)号：US12131787B2

公开(公告)日：2024-10-29

申请号：US17891589

申请日：2022-08-19

Applicant: MACRONIX INTERNATIONAL CO., LTD.

Inventor： Shuo-Nan Hung ,  E-Yuan Chang ,  Ji-Yu Hung

IPC: G11C16/26 ,  G11C16/04 ,  G11C16/24 ,  H03K19/20

CPC classification number: G11C16/26 ,  G11C16/0483 ,  G11C16/24 ,  H03K19/20

Abstract: A memory such as a 3D NAND array, having a page buffer having page buffer cells coupled to bit lines has a search word input such as a search word buffer coupled to word lines. A circuit, such as string select gates, is provided to connect a selected set of memory cells in the array to the page buffer. The page buffer includes sensing circuitry configured to apply a match sense signal to a latch in a plurality of storage elements for a stored data word and an input search word. Logic circuitry uses storage elements in the plurality of storage elements of the page buffer to accumulate the match sense signals output by the sensing circuitry over a sequence matching a plurality stored data words to one or more input search words. A match for a search is based on a threshold and the accumulated match sense signals.

公开(公告)号：US20240194228A1

公开(公告)日：2024-06-13

申请号：US18077557

申请日：2022-12-08

Applicant: Macronix International Co., Ltd.

Inventor： Ji-Yu Hung ,  E-Yuan Chang

IPC: G11C7/10 ,  G11C16/30

CPC classification number: G11C7/1048 ,  G11C16/30

Abstract: Systems, methods, circuits, and apparatus for managing data transfer in semiconductor devices are provided. In one aspect, an integrated circuit includes: a first circuit, a data bus coupled to the first circuit, and a precharging circuit coupled to the data bus. The precharging circuit is configured to precharge the data bus to have a predetermined voltage before data is transferred through the data bus. The first circuit is conductively coupled to the data bus by applying a control voltage to the first circuit. The control voltage is determined based on the predetermined voltage.

公开(公告)号：US12272406B2

公开(公告)日：2025-04-08

申请号：US18150594

申请日：2023-01-05

Applicant: Macronix International Co., Ltd.

Inventor： E-Yuan Chang ,  Ji-Yu Hung

IPC: G11C16/00 ,  G11C16/24

Abstract: A memory device includes a memory cell array including memory cells; a page buffer circuit including a plurality of page buffers coupled to the memory cell array, each page buffer including a plurality of latches and an internal data line (IDL) arranged to couple to the plurality of latches; and a cache circuit including a plurality of caches. The IDLs of the plurality of page buffers are configured to be conductively connected together to form a data bus (DBUS) that conductively connects the page buffer circuit to the cache circuit for data transfer.

公开(公告)号：US20240233832A1

公开(公告)日：2024-07-11

申请号：US18150594

申请日：2023-01-05

Applicant: Macronix International Co., Ltd.

Inventor： E-Yuan Chang ,  Ji-Yu HUNG

IPC: G11C16/24

CPC classification number: G11C16/24

Abstract: A memory device includes a memory cell array including memory cells; a page buffer circuit including a plurality of page buffers coupled to the memory cell array, each page buffer including a plurality of latches and an internal data line (IDL) arranged to couple to the plurality of latches; and a cache circuit including a plurality of caches. The IDLs of the plurality of page buffers are configured to be conductively connected together to form a data bus (DBUS) that conductively connects the page buffer circuit to the cache circuit for data transfer.

公开(公告)号：US11461025B2

公开(公告)日：2022-10-04

申请号：US17089972

申请日：2020-11-05

Applicant: Macronix International Co., Ltd.

Inventor： Shuo-Nan Hung ,  E-Yuan Chang

IPC: G06F3/06

Abstract: A memory controller accesses a memory page in a memory block of a storage memory array of a memory device. The memory controller reads memory data stored in the accessed memory page. The memory controller determines a number of error bits associated with the memory data. The memory controller obtains an erase count corresponding to the accessed memory page, the erase count indicating a number of erase operations performed on the accessed memory page. The memory controller determines, from among one or more error threshold values, an error threshold value based at least on the erase count. The memory controller determines a relationship between the number of error bits and the error threshold value. The memory controller triggers a data refresh for the accessed memory block if the relationship between the number of error bits and the error threshold value satisfy a known criterion.