-
公开(公告)号:US06639363B2
公开(公告)日:2003-10-28
申请号:US09988613
申请日:2001-11-20
申请人: Mario Amatsuchi , Chiharu Koshio , Kimio Amemiya
发明人: Mario Amatsuchi , Chiharu Koshio , Kimio Amemiya
IPC分类号: H01J1749
CPC分类号: H01J11/32 , H01J11/12 , H01J2211/323 , H01J2211/326
摘要: A plasma display panel includes a front glass substrate 1 having the back surface on which a plurality of pairs of row electrodes X1, Y1 are formed, a back glass substrate 4 on which column electrodes D are formed, and partition walls 6 made of dielectric materials and defining individual discharge cells C, in which at least either of the row electrodes X1 and Y1 is placed at a position shifted relatively in the column direction toward decreasing the overlapping of the row electrode and the partition wall in reference to the partition wall 6.
-
公开(公告)号:US06888516B2
公开(公告)日:2005-05-03
申请号:US10183162
申请日:2002-06-28
IPC分类号: H01J29/18 , G09F9/30 , G09G3/20 , G09G3/28 , G09G3/288 , G09G3/291 , G09G3/296 , G09G3/298 , G09G5/02 , H01J11/22 , H01J11/34 , H01J11/42 , H04N9/12
CPC分类号: H01J11/42 , G09G3/2003 , G09G3/28 , G09G5/02 , H01J11/12
摘要: An object of the present invention is to provide a high definition PDP screen without lowering the PDP luminescence efficiency. The display panel is provided with a plurality of cells that are arranged in a matrix, each of the plurality of cells emitting a different unique luminescent color; wherein a plurality of cells each bearing first luminescent color are disposed on every other line in a vertical direction, and a line of cells each having second luminescent color and a line of cells each having third luminescent color are alternated with a line of said plurality of cells having first luminescent color respectively therebetween.
摘要翻译: 本发明的目的在于提供一种不降低PDP发光效率的高分辨率PDP屏幕。 显示面板设置有以矩阵形式布置的多个单元,多个单元中的每一个单元发射不同的唯一发光颜色; 其中,在垂直方向上的每隔一行上设置多个具有第一发光色的单元,并且具有第二发光颜色的单元阵列和每个具有第三发光颜色的单元阵列与所述多个 细胞分别具有第一发光颜色。
-
公开(公告)号:US07205722B2
公开(公告)日:2007-04-17
申请号:US11302345
申请日:2005-12-14
申请人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
发明人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
IPC分类号: H01J17/49
CPC分类号: H01J11/12 , H01J11/24 , H01J11/32 , H01J11/36 , H01J11/38 , H01J2211/245 , H01J2211/265 , H01J2211/323 , H01J2211/326 , H01J2211/444
摘要: A plasma display panel comprises a front substrate and a rear substrate, a plurality of row electrode pairs provided on the inner surface of the front substrate, a dielectric layer provided on the inner surface of the front substrate for coverring the row electrode pairs, a plurality of column electrodes provided on the inner surface of the rear substrate, a partition wall assembly provided between the front substrate and the rear substrate, said partition wall assembly including a plurality of longitudinal partition walls and a plurality of lateral partition walls, forming a plurality of discharge cells. In particular, the dielectric layer has a plurality of projection portions located corresponding to and protruding toward the lateral partition walls of the partition wall assembly, in a manner such that there would be no slots formed between the dielectric layer and the lateral partition walls.
摘要翻译: 等离子体显示面板包括前基板和后基板,设置在前基板的内表面上的多个行电极对,设置在前基板的内表面上用于覆盖行电极对的电介质层,多个 设置在后基板的内表面上的列电极,设置在前基板和后基板之间的分隔壁组件,所述分隔壁组件包括多个纵向间隔壁和多个横向间隔壁,形成多个 放电细胞。 特别地,电介质层具有多个突出部分,这些突起部分对应于分隔壁组件的侧向分隔壁并且朝着分隔壁组件的侧向分隔壁突出,使得在介电层和侧向间隔壁之间不会形成槽。
-
公开(公告)号:US06657386B2
公开(公告)日:2003-12-02
申请号:US10153741
申请日:2002-05-24
申请人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
发明人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
IPC分类号: H01J1749
CPC分类号: H01J11/12 , H01J11/24 , H01J11/32 , H01J11/36 , H01J11/38 , H01J2211/245 , H01J2211/265 , H01J2211/323 , H01J2211/326 , H01J2211/444
摘要: A plasma display panel comprises a front substrate and a rear substrate, a plurality of row electrode pairs provided on the inner surface of the front substrate, a dielectric layer provided on the inner surface of the front substrate for coverring the row electrode pairs, a plurality of column electrodes provided on the inner surface of the rear substrate, a partition wall assembly provided between the front substrate and the rear substrate, said partition wall assembly including a plurality of longitudinal partition walls and a plurality of lateral partition walls, forming a plurality of discharge cells. In particular, the dielectric layer has a plurality of projection portions located corresponding to and protruding toward the lateral partition walls of the partition wall assembly, in a manner such that there would be no slots formed between the dielectric layer and the lateral partition walls.
-
公开(公告)号:US07202604B2
公开(公告)日:2007-04-10
申请号:US10083290
申请日:2002-02-27
申请人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
发明人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
IPC分类号: H01J17/49
CPC分类号: H01J11/12 , H01J11/24 , H01J11/32 , H01J11/36 , H01J11/38 , H01J2211/245 , H01J2211/265 , H01J2211/323 , H01J2211/326 , H01J2211/444
摘要: A plasma display panel comprises a front substrate and a rear substrate, a plurality of row electrode pairs provided on the inner surface of the front substrate, a dielectric layer provided on the inner surface of the front substrate for coverring the row electrode pairs, a plurality of column electrodes provided on the inner surface of the rear substrate, a partition wall assembly provided between the front substrate and the rear substrate, said partition wall assembly including a plurality of longitudinal partition walls and a plurality of lateral partition walls, forming a plurality of discharge cells. In particular, the dielectric layer has a plurality of projection portions located corresponding to and protruding toward the lateral partition walls of the partition wall assembly, in a manner such that there would be no slots formed between the dielectric layer and the lateral partition walls.
-
公开(公告)号:US06522075B2
公开(公告)日:2003-02-18
申请号:US10083593
申请日:2002-02-27
申请人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
发明人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
IPC分类号: H01J1749
CPC分类号: H01J11/12 , H01J11/24 , H01J11/32 , H01J11/36 , H01J11/38 , H01J2211/245 , H01J2211/265 , H01J2211/323 , H01J2211/326 , H01J2211/444
摘要: A plasma display panel comprises a front substrate and a rear substrate, a plurality of row electrode pairs provided on the inner surface of the front substrate, a dielectric layer provided on the inner surface of the front substrate for coverring the row electrode pairs, a plurality of column electrodes provided on the inner surface of the rear substrate, a partition wall assembly provided between the front substrate and the rear substrate, said partition wall assembly including a plurality of longitudinal partition walls and a plurality of lateral partition walls, forming a plurality of discharge cells. In particular, the dielectric layer has a plurality of projection portions located corresponding to and protruding toward the lateral partition walls of the partition wall assembly, in a manner such that there would be no slots formed between the dielectric layer and the lateral partition walls.
-
公开(公告)号:US06344715B2
公开(公告)日:2002-02-05
申请号:US09729930
申请日:2000-12-06
IPC分类号: G09G310
CPC分类号: G09G3/2022 , G09G3/2927 , G09G3/293 , G09G3/2935 , G09G3/2937 , G09G3/296 , G09G2330/021
摘要: An object of the present invention is to provide a plasma display device that enables high-luminosity display while keeping consumption of power low. After causing reset discharge to form a wall charge in the dielectric layer of all discharge cells of a plasma display panel, pixel data are written by causing selective erasure discharge to erase, in accordance to pixel data corresponding to an input video signal, the wall charge formed in each discharge cell, and sustaining pulses, with a voltage value of at least 200 volts, are applied alternately to each row electrode of each row electrode pair of the plasma display panel to repeatedly cause sustained discharge to occur only in discharge cells having residual wall charge.
-
公开(公告)号:US07148625B2
公开(公告)日:2006-12-12
申请号:US11302344
申请日:2005-12-14
申请人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
发明人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
IPC分类号: H01J17/49
CPC分类号: H01J11/12 , H01J11/24 , H01J11/32 , H01J11/36 , H01J11/38 , H01J2211/245 , H01J2211/265 , H01J2211/323 , H01J2211/326 , H01J2211/444
摘要: A plasma display panel comprises a front substrate and a rear substrate, a plurality of row electrode pairs provided on the inner surface of the front substrate, a dielectric layer provided on the inner surface of the front substrate for coverring the row electrode pairs, a plurality of column electrodes provided on the inner surface of the rear substrate, a partition wall assembly provided between the front substrate and the rear substrate, said partition wall assembly including a plurality of longitudinal partition walls and a plurality of lateral partition walls, forming a plurality of discharge cells. In particular, the dielectric layer has a plurality of projection portions located corresponding to and protruding toward the lateral partition walls of the partition wall assembly, in a manner such that there would be no slots formed between the dielectric layer and the lateral partition walls.
-
公开(公告)号:US20060097639A1
公开(公告)日:2006-05-11
申请号:US11302345
申请日:2005-12-14
申请人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
发明人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
IPC分类号: H01J17/49
CPC分类号: H01J11/12 , H01J11/24 , H01J11/32 , H01J11/36 , H01J11/38 , H01J2211/245 , H01J2211/265 , H01J2211/323 , H01J2211/326 , H01J2211/444
摘要: A plasma display panel comprises a front substrate and a rear substrate, a plurality of row electrode pairs provided on the inner surface of the front substrate, a dielectric layer provided on the inner surface of the front substrate for coverring the row electrode pairs, a plurality of column electrodes provided on the inner surface of the rear substrate, a partition wall assembly provided between the front substrate and the rear substrate, said partition wall assembly including a plurality of longitudinal partition walls and a plurality of lateral partition walls, forming a plurality of discharge cells. In particular, the dielectric layer has a plurality of projection portions located corresponding to and protruding toward the lateral partition walls of the partition wall assembly, in a manner such that there would be no slots formed between the dielectric layer and the lateral partition walls.
-
公开(公告)号:US20060097637A1
公开(公告)日:2006-05-11
申请号:US11302344
申请日:2005-12-14
申请人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
发明人: Chiharu Koshio , Kimio Amemiya , Toshihiro Komaki , Hitoshi Taniguchi , Tatsuro Sakai , Kosuke Masuda
IPC分类号: H01J17/49
CPC分类号: H01J11/12 , H01J11/24 , H01J11/32 , H01J11/36 , H01J11/38 , H01J2211/245 , H01J2211/265 , H01J2211/323 , H01J2211/326 , H01J2211/444
摘要: A plasma display panel comprises a front substrate and a rear substrate, a plurality of row electrode pairs provided on the inner surface of the front substrate, a dielectric layer provided on the inner surface of the front substrate for coverring the row electrode pairs, a plurality of column electrodes provided on the inner surface of the rear substrate, a partition wall assembly provided between the front substrate and the rear substrate, said partition wall assembly including a plurality of longitudinal partition walls and a plurality of lateral partition walls, forming a plurality of discharge cells. In particular, the dielectric layer has a plurality of projection portions located corresponding to and protruding toward the lateral partition walls of the partition wall assembly, in a manner such that there would be no slots formed between the dielectric layer and the lateral partition walls.
-
-
-
-
-
-
-
-
-