利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

35 条记录 (耗时 0.022 秒)

    Systems, methods, and software for distributed loading of databases
    1.
    发明申请
    Systems, methods, and software for distributed loading of databases 有权

    公开(公告)号：US20060174101A1

    公开(公告)日：2006-08-03

    申请号：US11328499

    申请日：2006-01-09

    申请人： Mark Bluhm ,  Jon Verreaux

    发明人： Mark Bluhm ,  Jon Verreaux

    IPC分类号： G06F9/24

    CPC分类号： G06F17/30575 ,  Y10S707/99932

    摘要： The present inventors have devised one or more systems, methods, and software for distributed loading of information retrieval systems. One exemplary system includes two or more (at least two) load monitor servers that not only monitor and ensure completion of load tasks by individual load servers in a set of two or more load servers, but also provide for one load monitor to monitor performance of the another. Moreover, the exemplary system provides a service-level-agreement (SLA) data structure for each load server. The SLA data structure governs what types and priority levels of loading tasks will be performed for predetermined time periods.

    Exception handling for prefetched instruction bytes using valid bits to identify instructions that will cause an exception
    2.
    发明授权
    Exception handling for prefetched instruction bytes using valid bits to identify instructions that will cause an exception 失效
    使用有效位来识别将导致异常的指令的预取指令字节的异常处理

    公开(公告)号：US5479616A

    公开(公告)日：1995-12-26

    申请号：US863226

    申请日：1992-04-03

    申请人： Raul A. Garibay, Jr. ,  Mark Bluhm

    发明人： Raul A. Garibay, Jr. ,  Mark Bluhm

    IPC分类号： G06F9/38

    CPC分类号： G06F9/3865 ,  G06F9/3802

    摘要： An exception handling system is used, in an exemplary embodiment, to provide exception handling for prefetched instruction bytes in a pipelined 486-type microprocessor. The microprocessor includes a prefetch unit (22) that controls the loading of a prefetch queue (24), including appending a valid bit to each prefetched instruction byte--this valid bit is conventionally used to notify an instruction decoder (26) that a transferred instruction byte is not valid (such as resulting from a change of flow), causing the decoder to signal a stall condition. According to the exception handling technique of the invention, if the prefetch unit detects that any of a selected number of exception conditions (such as limit violations and page faults) applies to a prefetched instruction byte, it invalidates that instruction byte by clearing the valid bit. When an invalid instruction byte is decoded, the decoder asserts a stall condition that can result from either: (a) the prefetch queue is invalid due to instruction bytes being unavailable or flushing in response to a branch, or (b) an exception condition. An exception processor (30) performs two basic functions: (a) monitoring the prefetch unit, and for any instruction byte for which a potential exception condition exists, storing in an exception status register the associated exception status information (for example, limit violation or page fault), and (b) monitoring the decoder to detect stall conditions. For each stall condition detected, the exception processor checks the exception status register for valid exception status information--if so, it invokes the appropriate exception handling routine. Thus, exception handling occurs at decode time, rather than after execution (requiring instruction abort and side effect handling).

    摘要翻译： 在示例性实施例中，使用异常处理系统为流水线486型微处理器中的预取指令字节提供异常处理。 微处理器包括一个预取单元（22），其控制预取队列（24）的加载，包括将有效位附加到每个预取指令字节 - 该有效位通常用于通知指令解码器（26）传送指令 字节无效（例如由于流程的改变而导致的），导致解码器发出失速状态信号。 根据本发明的异常处理技术，如果预取单元检测到选定数量的异常条件（例如限制违规和页面错误）中的任何一个应用于预取指令字节，则通过清除该有效位来使该指令字节无效 。 当无效指令字节被解码时，解码器断言可能由以下原因导致的停顿条件：（a）由于指令字节不可用或响应于分支而刷新，或（b）异常条件，预取队列无效。 异常处理器（30）执行两个基本功能：（a）监视预取单元以及存在潜在异常条件的任何指令字节，在异常状态寄存器中存储关联的异常状态信息（例如，限制违例或 页面故障），（b）监视解码器以检测失速状况。 对于检测到的每个失速条件，异常处理器检查异常状态寄存器以获取有效的异常状态信息 - 如果是，它调用适当的异常处理例程。 因此，异常处理在解码时发生，而不是执行后（需要指令中止和副作用处理）。

    Processor with multiple execution pipelines using pipe stage state information to control independent movement of instructions between pipe stages of an execution pipeline
    7.
    发明授权
    Processor with multiple execution pipelines using pipe stage state information to control independent movement of instructions between pipe stages of an execution pipeline 失效
    具有多个执行管线的处理器，使用管段状态信息来控制执行管线的管段之间的指令的独立移动

    公开(公告)号：US6138230A

    公开(公告)日：2000-10-24

    申请号：US902908

    申请日：1997-07-29

    申请人： Mark W. Hervin ,  Steven C. McMahan ,  Mark Bluhm ,  Raul A. Garibay, Jr.

    发明人： Mark W. Hervin ,  Steven C. McMahan ,  Mark Bluhm ,  Raul A. Garibay, Jr.

    IPC分类号： G06F9/38 ,  G06F9/00 ,  G06F11/30

    CPC分类号： G06F9/3861 ,  G06F9/3838 ,  G06F9/3853 ,  G06F9/3867 ,  G06F9/3875

    摘要： A microprocessor comprises a plurality of instruction pipelines having a plurality of stages for processing a stream of instructions, circuitry for simultaneously issuing instructions into two or more of the pipelines without regard to whether one of the simultaneously issued instructions has a data dependency on other of the simultaneously issued instructions, detecting circuitry for detecting dependencies between instructions in the pipelines and circuitry for controlling the flow of instructions through the pipelines such that an instruction is not delayed due to a data dependency on another instruction unless the data dependency must be resolved for proper processing of the instruction in its current stage.

    摘要翻译： 微处理器包括具有用于处理指令流的多个级的多条指令流水线，用于同时将指令发布到两条或更多条流水线中的电路，而不考虑同时发出的指令之一是否具有与其他 同时发出的指令，用于检测管道中的指令之间的依赖性的检测电路和用于控制通过管线的指令流的电路，使得由于对另一指令的数据依赖性而不指示指令，否则指令不被延迟，除非必须解决数据依赖性以进行适当的处​​理 的指示在当前阶段。

    Distributed search methods, architectures, systems, and software
    9.
    发明申请
    Distributed search methods, architectures, systems, and software 有权
    分布式搜索方法，架构，系统和软件

    公开(公告)号：US20050004898A1

    公开(公告)日：2005-01-06

    申请号：US10832094

    申请日：2004-04-26

    申请人： Mark Bluhm

    发明人： Mark Bluhm

    IPC分类号： G06F17/30 ,  G06F7/00

    CPC分类号： G06F17/30864

    摘要： Systems, methods, and software for providing a distributed search function for online delivery platforms used in law firms and other enterprises are described. For example, one aspect of the systems, methods and software provides a plurality of data sets. The data sets may comprise indices into other sets of data. At least one search engine is associated with each data set. A system receiving a search request determines which search engines are used to process the search request based on the data sets involved in the search request. The search request is then forwarded to the identified search engines.

    摘要翻译： 描述了为律师事务所和其他企业使用的在线交付平台提供分布式搜索功能的系统，方法和软件。 例如，系统，方法和软件的一个方面提供多个数据集。 数据集可以包括指向其他​​数据集的索引。 至少一个搜索引擎与每个数据集相关联。 接收搜索请求的系统基于搜索请求中涉及的数据集确定使用哪些搜索引擎来处理搜索请求。 然后将搜索请求转发到所识别的搜索引擎。