Methods Of Forming An Array Of Memory Cells, Methods Of Forming A Plurality Of Field Effect Transistors, Methods Of Forming Source/Drain Regions And Isolation Trenches, And Methods Of Forming A Series Of Spaced Trenches Into A Substrate
    1.
    发明申请
    Methods Of Forming An Array Of Memory Cells, Methods Of Forming A Plurality Of Field Effect Transistors, Methods Of Forming Source/Drain Regions And Isolation Trenches, And Methods Of Forming A Series Of Spaced Trenches Into A Substrate 有权
    形成记忆体阵列的方法,形成多个场效应晶体管的方法,形成源极/漏极区域的方法和隔离沟槽以及将一系列间距沟槽形成基板的方法

    公开(公告)号:US20140045317A1

    公开(公告)日:2014-02-13

    申请号:US14053665

    申请日:2013-10-15

    Abstract: A method of forming a series of spaced trenches into a substrate includes forming a plurality of spaced lines over a substrate. Anisotropically etched sidewall spacers are formed on opposing sides of the spaced lines. Individual of the lines have greater maximum width than minimum width of space between immediately adjacent of the spacers between immediately adjacent of the lines. The spaced lines are removed to form a series of alternating first and second mask openings between the spacers. The first mask openings are located where the spaced lines were located and are wider than the second mask openings. Alternating first and second trenches are simultaneously etched into the substrate through the alternating first and second mask openings, respectively, to form the first trenches to be wider and deeper within the substrate than are the second trenches. Other implementations and embodiments are disclosed.

    Abstract translation: 将一系列间隔开的沟槽形成到衬底中的方法包括在衬底上形成多个间隔开的线。 各向异性蚀刻的侧壁间隔物形成在间隔开的线的相对侧上。 这些线的个体具有比在紧邻线之间的紧邻的间隔物之间​​的最小宽度的最大宽度。 去除间隔的线以在间隔件之间形成一系列交替的第一和第二掩模开口。 第一掩模开口位于间隔开的线的位置并且比第二掩模开口更宽。 交替的第一和第二沟槽分别通过交替的第一和第二掩模开口同时蚀刻到衬底中,以形成比第二沟槽在衬底内更宽和更深的第一沟槽。 公开了其他实现和实施例。

    Methods of forming semiconductor constructions
    2.
    发明授权
    Methods of forming semiconductor constructions 有权
    形成半导体结构的方法

    公开(公告)号:US09373636B2

    公开(公告)日:2016-06-21

    申请号:US14930504

    申请日:2015-11-02

    Abstract: Some embodiments include a semiconductor construction having a stack containing alternating levels of control gate material and intervening dielectric material. A channel material panel extends through the stack and along a first direction. The panel divides the stack into a first section on a first side of the panel and a second section on a second side of the panel. Memory cell stacks are between the channel material panel and the control gate material. The memory cell stacks include cell dielectric material shaped as containers having open ends pointing toward the channel material panel, and include charge-storage material within the containers. Some embodiments include methods of forming semiconductor constructions.

    Abstract translation: 一些实施例包括具有堆叠的半导体结构,所述堆叠包含交替的控制栅极材料和中间介电材料。 通道材料面板沿着第一方向延伸穿过堆叠。 所述面板将所述堆叠分成所述面板的第一侧上的第一部分和所述面板的第二侧上的第二部分。 存储单元堆叠在通道材料面板和控制栅极材料之间。 存储单元堆叠包括形状为具有指向通道材料面板的开口端的容器的单元电介质材料,并且在容器内包括电荷存储材料。 一些实施例包括形成半导体结构的方法。

    Semiconductor constructions
    3.
    发明授权
    Semiconductor constructions 有权
    半导体结构

    公开(公告)号:US09178077B2

    公开(公告)日:2015-11-03

    申请号:US13675933

    申请日:2012-11-13

    Abstract: Some embodiments include a semiconductor construction having a stack containing alternating levels of control gate material and intervening dielectric material. A channel material panel extends through the stack and along a first direction. The panel divides the stack into a first section on a first side of the panel and a second section on a second side of the panel. Memory cell stacks are between the channel material panel and the control gate material. The memory cell stacks include cell dielectric material shaped as containers having open ends pointing toward the channel material panel, and include charge-storage material within the containers. Some embodiments include methods of forming semiconductor constructions.

    Abstract translation: 一些实施例包括具有堆叠的半导体结构,所述堆叠包含交替的控制栅极材料和中间介电材料。 通道材料面板沿着第一方向延伸穿过堆叠。 所述面板将所述堆叠分成所述面板的第一侧上的第一部分和所述面板的第二侧上的第二部分。 存储单元堆叠在通道材料面板和控制栅极材料之间。 存储单元堆叠包括形状为具有指向通道材料面板的开口端的容器的单元电介质材料,并且在容器内包括电荷存储材料。 一些实施例包括形成半导体结构的方法。

    Semiconductor Constructions and Methods of Forming Semiconductor Constructions
    4.
    发明申请
    Semiconductor Constructions and Methods of Forming Semiconductor Constructions 有权
    半导体结构和形成半导体结构的方法

    公开(公告)号:US20140131784A1

    公开(公告)日:2014-05-15

    申请号:US13675933

    申请日:2012-11-13

    Abstract: Some embodiments include a semiconductor construction having a stack containing alternating levels of control gate material and intervening dielectric material. A channel material panel extends through the stack and along a first direction. The panel divides the stack into a first section on a first side of the panel and a second section on a second side of the panel. Memory cell stacks are between the channel material panel and the control gate material. The memory cell stacks include cell dielectric material shaped as containers having open ends pointing toward the channel material panel, and include charge-storage material within the containers. Some embodiments include methods of forming semiconductor constructions.

    Abstract translation: 一些实施例包括具有堆叠的半导体结构,所述堆叠包含交替的控制栅极材料和中间介电材料。 通道材料面板沿着第一方向延伸穿过堆叠。 所述面板将所述堆叠分成所述面板的第一侧上的第一部分和所述面板的第二侧上的第二部分。 存储单元堆叠在通道材料面板和控制栅极材料之间。 存储单元堆叠包括形状为具有指向通道材料面板的开口端的容器的单元电介质材料,并且在容器内包括电荷存储材料。 一些实施例包括形成半导体结构的方法。

    Methods of Forming Semiconductor Constructions
    5.
    发明申请
    Methods of Forming Semiconductor Constructions 有权
    形成半导体结构的方法

    公开(公告)号:US20160071878A1

    公开(公告)日:2016-03-10

    申请号:US14930504

    申请日:2015-11-02

    Abstract: Some embodiments include a semiconductor construction having a stack containing alternating levels of control gate material and intervening dielectric material. A channel material panel extends through the stack and along a first direction. The panel divides the stack into a first section on a first side of the panel and a second section on a second side of the panel. Memory cell stacks are between the channel material panel and the control gate material. The memory cell stacks include cell dielectric material shaped as containers having open ends pointing toward the channel material panel, and include charge-storage material within the containers. Some embodiments include methods of forming semiconductor constructions.

    Abstract translation: 一些实施例包括具有堆叠的半导体结构,所述堆叠包含交替的控制栅极材料和中间介电材料。 通道材料面板沿着第一方向延伸穿过堆叠。 所述面板将所述堆叠分成所述面板的第一侧上的第一部分和所述面板的第二侧上的第二部分。 存储单元堆叠在通道材料面板和控制栅极材料之间。 存储单元堆叠包括形状为具有指向通道材料面板的开口端的容器的单元电介质材料,并且在容器内包括电荷存储材料。 一些实施例包括形成半导体结构的方法。

    Methods of forming an array of memory cells, methods of forming a plurality of field effect transistors, methods of forming source/drain regions and isolation trenches, and methods of forming a series of spaced trenches into a substrate
    6.
    发明授权
    Methods of forming an array of memory cells, methods of forming a plurality of field effect transistors, methods of forming source/drain regions and isolation trenches, and methods of forming a series of spaced trenches into a substrate 有权
    形成存储单元阵列的方法,形成多个场效应晶体管的方法,形成源极/漏极区域和隔离沟槽的方法以及将一系列间隔开的沟槽形成衬底的方法

    公开(公告)号:US08796086B2

    公开(公告)日:2014-08-05

    申请号:US14053665

    申请日:2013-10-15

    Abstract: A method of forming a series of spaced trenches into a substrate includes forming a plurality of spaced lines over a substrate. Anisotropically etched sidewall spacers are formed on opposing sides of the spaced lines. Individual of the lines have greater maximum width than minimum width of space between immediately adjacent of the spacers between immediately adjacent of the lines. The spaced lines are removed to form a series of alternating first and second mask openings between the spacers. The first mask openings are located where the spaced lines were located and are wider than the second mask openings. Alternating first and second trenches are simultaneously etched into the substrate through the alternating first and second mask openings, respectively, to form the first trenches to be wider and deeper within the substrate than are the second trenches. Other implementations and embodiments are disclosed.

    Abstract translation: 将一系列间隔开的沟槽形成到衬底中的方法包括在衬底上形成多个间隔开的线。 各向异性蚀刻的侧壁间隔物形成在间隔开的线的相对侧上。 这些线的个体具有比在紧邻线之间的紧邻的间隔物之间​​的最小宽度的最大宽度。 去除间隔的线以在间隔件之间形成一系列交替的第一和第二掩模开口。 第一掩模开口位于间隔开的线的位置并且比第二掩模开口更宽。 交替的第一和第二沟槽分别通过交替的第一和第二掩模开口同时蚀刻到衬底中,以形成比第二沟槽在衬底内更宽和更深的第一沟槽。 公开了其他实现和实施例。

Patent Agency Ranking