中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

8 records (took 0.016 seconds)

    MULTILAYER CERAMIC CAPACITOR
    2.
    发明公开
    MULTILAYER CERAMIC CAPACITOR 审中-公开

    公开(公告)号：US20240234033A1

    公开(公告)日：2024-07-11

    申请号：US18616240

    申请日：2024-03-26

    Applicant: Murata Manufacturing Co., Ltd.

    Inventor： Tatsunori YASUDA ,  Kazuki KUROKAWA

    IPC: H01G4/232 ,  H01G4/012 ,  H01G4/30

    CPC classification number: H01G4/2325 ,  H01G4/012 ,  H01G4/30

    Abstract: A multilayer ceramic electronic component includes a multilayer body including first and second internal electrode layers alternately laminated with ceramic layers and exposed at one of first and second end surfaces, first step layers on a same plane as a respective one of the second internal electrode layers and exposed at the first end surface, and second step layers on a same plane as a respective one of the first internal electrode layers and exposed at the second end surface. Each of the first step layers and a corresponding one of the second internal electrode layers have a distance therebetween that increases closer to the first main surface than the second main surface, and each of the second step layers and a corresponding one of the first internal electrode layers have a distance therebetween that increases closer to the first main surface than the second main surface.

    MULTILAYER CERAMIC CAPACITOR
    6.
    发明公开
    MULTILAYER CERAMIC CAPACITOR 审中-公开

    公开(公告)号：US20240234030A1

    公开(公告)日：2024-07-11

    申请号：US18618166

    申请日：2024-03-27

    Applicant: Murata Manufacturing Co., Ltd.

    Inventor： Tatsunori YASUDA ,  Kazuki KUROKAWA

    IPC: H01G2/12 ,  H01G4/008 ,  H01G4/12 ,  H01G4/224 ,  H01G4/30

    CPC classification number: H01G2/12 ,  H01G4/008 ,  H01G4/12 ,  H01G4/224 ,  H01G4/30

    Abstract: A multilayer ceramic electronic component includes a multilayer body including first and second internal electrode layers each alternately laminated with ceramic layers and exposed at a respective end surface, first step layers on a same plane as a respective one of the second internal electrode layers and exposed at a first end surface, and second step layers on a same plane as a respective one of the first internal electrode layers and exposed at a second end surface. The first step layers each have a thickness in a height direction of the multilayer body greater at a location closer to the first main surface than the second main surface, and the second step layers each have a thickness in the height direction of the multilayer body greater at a location closer to the first main surface than the second main surface.

    CERAMIC ELECTRONIC COMPONENT
    8.
    发明申请
    CERAMIC ELECTRONIC COMPONENT 有权
    陶瓷电子元件

    公开(公告)号：US20160099106A1

    公开(公告)日：2016-04-07

    申请号：US14868882

    申请日：2015-09-29

    Applicant: Murata Manufacturing Co., Ltd.

    Inventor： Kazuki KUROKAWA ,  Hirobumi ADACHI

    IPC: H01G4/008 ,  H01F27/28 ,  H01G4/12 ,  H01G4/30 ,  H01G4/012 ,  H01L41/083 ,  H01C7/00

    CPC classification number: H01G4/30 ,  H01C1/14 ,  H01C7/008 ,  H01F17/0013 ,  H01F27/2804 ,  H01F27/29 ,  H01F27/292 ,  H01F2027/2809 ,  H01G4/0085 ,  H01G4/12 ,  H01G4/1227 ,  H01G4/248 ,  H01L41/0472 ,  H01L41/083 ,  H01L41/1876 ,  H01L41/297

    Abstract: A ceramic electronic component includes a laminated body including ceramic layers and conductor layers stacked alternately; and first and second external electrodes provided on portions of the laminated body. Each of the first and second external electrodes includes a sintered metal layer provided on the laminated body, a conductive resin layer covering the sintered metal layer, and a plated layer covering the conductive resin layer. The maximum length of the sintered metal layer provided on the second principal surface is shorter than the maximum length of the sintered metal layer provided on each of the first and second side surfaces.

    Abstract translation: 陶瓷电子部件包括层叠体，其包括交替堆叠的陶瓷层和导体层; 以及设置在层叠体的部分上的第一外部电极和第二外部电极。 第一外部电极和第二外部电极中的每一个包括设置在层叠体上的烧结金属层，覆盖烧结金属层的导电性树脂层和覆盖导电性树脂层的镀层。 设置在第二主表面上的烧结金属层的最大长度短于设置在第一和第二侧表面中的每一个上的烧结金属层的最大长度。

Patent Agency Ranking