Abstract:
Solid-state low-level to high-level interfacing circuits for multiple discharge gas discharge devices capable of feeding through a high-level periodic sustaining voltage to the discharge device with minimum degradation. The output is the algebraic sum of the periodic sustaining voltage and a level converted logic signal. NPN circuits are used to drive one set of conductors in an array and PNP circuits are used for driving transversely related conductor arrays in the gas discharge device. Dielectric isolation in the fabrication of the integrated circuits is utilized and the circuits are such as to not require any inductance or capacitance elements, thus reducing cost and size of the circuits. The circuit appears as a low impedance to the load. There is no mixing of active elements (NPN vs PNP) in a circuit wafer or chip. Consult the specification for features and details.
Abstract:
There is disclosed a low voltage pulse addressing system for addressing gas discharge display/memory panels wherein a portion of the pulse voltage is combined with the sustainer voltage so as to reduce the voltage required from each line drive pulsing circuit so as to permit utilization of low voltage integrated circuits.
Abstract:
An improved pulse generator circuit primarily for multiple discharge gaseous display and/or memory panels having crosstalk eliminating means. A low level voltage signal from an addressing logic system is inductively translated to a high voltage unidirectional pulse and added to a periodic alternating sustaining voltage at selected times to control ''''on''''-''''off'''' states of selected discharge units. The improvements relate to utilization of an electronic switching circuit responsive to a spurious voltage signal to provide a low impedance to voltages induced or capacitively coupled to display lines associated therewith from other conductors. Consult the specification for other features and details.
Abstract:
Solid-state low level to high-level interfacing pulser circuits for multiple discharge gas discharge devices capable of feeding through a high-level periodic sustaining voltage to the discharge device with minimum degradation. The output is the algebraic sum of the periodic sustaining voltage and a level converted logic signal. Logic circuitry is included which may be fabricated with or included in packages containing interfacing pulser circuits. There is no mixing of active elements (NPN vs. PNP) so many circuits may be incorporated on a single wafer or chip. Consult the specification for features and details.
Abstract:
An interface circuit and method for multiple-discharge gaseous display and/or memory panels utilizing the time characteristics of individual discharge units in a multiple-discharge panel to control the status of individual units without affecting the status of individual discharge units. A low-level voltage signal from an addressing logic system is translated into a high-voltage unidirectional pulse which is added to a periodic alternating voltage at selected times to rapidly modify the charge storage at a selected discharge unit to control on and off states of selected discharge units.