公开(公告)号：US20190228908A1

公开(公告)日：2019-07-25

申请号：US16242247

申请日：2019-01-08

Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC

Inventor： Jeffrey Peter GAMBINO ,  Bruce GREENWOOD ,  Angel RODRIGUEZ

IPC: H01G4/008 ,  H01G4/10

Abstract: Implementations of methods of forming capacitors may include depositing a first metal layer over a substrate, forming a photoresist layer over the first metal layer, patterning the photoresist layer, patterning the first metal layer using the pattern of the photoresist layer, depositing a dielectric layer over the first metal layer, and depositing a second metal layer over the dielectric layer to form a metal-insulator-metal capacitor.

公开(公告)号：US20230261015A1

公开(公告)日：2023-08-17

申请号：US18305959

申请日：2023-04-24

Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC

Inventor： Jeffrey Peter GAMBINO ,  Kyle THOMAS ,  David T. PRICE ,  Rusty WINZENREAD ,  Bruce GREENWOOD

IPC: H01L27/146

CPC classification number: H01L27/14618 ,  H01L27/14636 ,  H01L27/14634

Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.

公开(公告)号：US20190228984A1

公开(公告)日：2019-07-25

申请号：US16353551

申请日：2019-03-14

Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC

Inventor： Moshe AGAM ,  Johan Camiel Julia JANSSENS ,  Bruce GREENWOOD ,  Sallie HOSE ,  Agajan SUWHANOV

IPC: H01L21/48 ,  H01L23/31 ,  H01L23/498 ,  H01L23/00

Abstract: A semiconductor device includes a floating buried doped region, a first doped region disposed between the floating buried doped region and a first major surface, and a semiconductor region disposed between the floating buried doped region and a second major surface. Trench isolation portions extend from the first major surface and terminate within the semiconductor region to define an active region. An insulated trench structure is laterally disposed between the trench isolation portions, terminates within the floating buried doped region, and defines a first portion and a second portion of the active region. A biasing semiconductor device is within the first portion, and a functional semiconductor device is within the second portion. The biasing semiconductor device is adapted to set a potential of the floating buried doped region and adapted to divert parasitic currents away from the functional semiconductor device.

公开(公告)号：US20180219038A1

公开(公告)日：2018-08-02

申请号：US15421505

申请日：2017-02-01

Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC

Inventor： Jeffrey Peter GAMBINO ,  Kyle THOMAS ,  David T. PRICE ,  Rusty WINZENREAD ,  Bruce GREENWOOD

IPC: H01L27/146

CPC classification number: H01L27/14618 ,  H01L27/14634 ,  H01L27/14636

Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.

公开(公告)号：US20240194710A1

公开(公告)日：2024-06-13

申请号：US18586731

申请日：2024-02-26

Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC

Inventor： Jeffrey Peter GAMBINO ,  Kyle THOMAS ,  David T. PRICE ,  Rusty WINZENREAD ,  Bruce GREENWOOD

IPC: H01L27/146

CPC classification number: H01L27/14618 ,  H01L27/14634 ,  H01L27/14636

Abstract: Implementations of semiconductor packages may include: a digital signal processor having a first side and a second side and an image sensor array, having a first side and a second side. The first side of the image sensor array may be coupled to the second side of the digital signal processor through a plurality of hybrid bond interconnect (HBI) bond pads and an edge seal. One or more openings may extend from the second side of the image sensor array into the second side of the digital signal processor to an etch stop layer in the second side of the digital signal processor. The one or more openings may form a second edge seal between the plurality of HBI bond pads and the edge of the digital signal processor.

公开(公告)号：US20180315747A1

公开(公告)日：2018-11-01

申请号：US16004718

申请日：2018-06-11

Applicant: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC

Inventor： Moshe AGAM ,  Johan Camiel Julia JANSSENS ,  Bruce GREENWOOD ,  Sallie HOSE ,  Agajan SUWHANOV

IPC: H01L27/02 ,  H01L21/265 ,  H01L21/762 ,  H01L29/739 ,  H01L29/66 ,  H01L23/535 ,  H01L29/06 ,  H01L29/36

CPC classification number: H01L27/0259 ,  H01L21/265 ,  H01L21/76224 ,  H01L23/535 ,  H01L27/027 ,  H01L29/0649 ,  H01L29/36 ,  H01L29/66333 ,  H01L29/7396

Abstract: A semiconductor device includes a floating buried doped region, a first doped region disposed between the floating buried doped region and a first major surface, and a semiconductor region disposed between the floating buried doped region and a second major surface. Trench isolation portions extend from the first major surface and terminate within the semiconductor region to define an active region. An insulated trench structure is laterally disposed between the trench isolation portions, terminates within the floating buried doped region, and defines a first portion and a second portion of the active region. A biasing semiconductor device is within the first portion, and a functional semiconductor device is within the second portion. The biasing semiconductor device is adapted to set a potential of the floating buried doped region and adapted to divert parasitic currents away from the functional semiconductor device.