-
公开(公告)号：US20200091912A1
公开(公告)日：2020-03-19
申请号：US16689825
申请日：2019-11-20
Applicant: SOCIONEXT INC.
Inventor： Shigeaki Kawai , Atsushi Matsuda
IPC: H03K19/0185 , H03K3/356
Abstract: A level shifting circuit includes a first inverter, a second inverter, and a third inverter which are connected in a cascade. The first inverter operates at a first power supply voltage supplied to a first power supply line, and the third inverter operates at a second power supply supplied to a second power supply line. The second inverter includes a first p-type transistor having a source connected to the first power supply line, a second p-type transistor having a source connected to the second power supply line, and a first n-type transistor having a source connected to a ground line. Each gate of the first and second p-type transistors and the first n-type transistor is connected to an output terminal of the first inverter, and each drain of the first and second p-type transistors and the first n-type transistor is connected to an input terminal of the third inverter.
-
公开(公告)号：US20210091981A1
公开(公告)日：2021-03-25
申请号：US17114284
申请日：2020-12-07
Applicant: SOCIONEXT INC.
Inventor： Taku HIRAMATSU , Shigeaki Kawai
IPC: H04L25/49 , H03K17/687 , H04B1/04 , H03K19/0175
Abstract: A signal output circuit includes: a driver circuit including a variable current source and configured to output a multilevel signal; a replica circuit having a circuit configuration equivalent to the driver circuit; and a control circuit configured to control a characteristic of the driver circuit, based on an output signal of the replica circuit, wherein the replica circuit includes: a first replica circuit part configured to output first output signals having signal levels of a first subset of a plurality of signal levels corresponding to the multilevel signal; and a second replica circuit part configured to output second output signals having signal levels of a second subset of the plurality of signal levels, and the control circuit is configured to control a characteristic of the variable current source, based the first output signals and the second output signals.
-
公开(公告)号：US10892923B2
公开(公告)日：2021-01-12
申请号：US16255388
申请日：2019-01-23
Applicant: SOCIONEXT INC.
Inventor： Taku Hiramatsu , Shigeaki Kawai
IPC: H04L25/49 , H03K17/687 , H04B1/04 , H03K19/0175
Abstract: A signal output circuit includes: a driver circuit including a variable current source and configured to output a multilevel signal; a replica circuit having a circuit configuration equivalent to the driver circuit; and a control circuit configured to control a characteristic of the driver circuit, based on an output signal of the replica circuit, wherein the replica circuit includes: a first replica circuit part configured to output first output signals having signal levels of a first subset of a plurality of signal levels corresponding to the multilevel signal; and a second replica circuit part configured to output second output signals having signal levels of a second subset of the plurality of signal levels, and the control circuit is configured to control a characteristic of the variable current source, based the first output signals and the second output signals.
-
公开(公告)号：US20190229712A1
公开(公告)日：2019-07-25
申请号：US16215210
申请日：2018-12-10
Applicant: SOCIONEXT INC.
Inventor： Daisuke SUZUKI , Shigeaki Kawai
IPC: H03K3/017
Abstract: A transmission circuit includes: a data generating circuit configured to generate data based on a clock signal; a clock generating circuit configured to supply the clock signal to the data generating circuit; and a duty ratio controlling circuit configured to detect a duty cycle distortion of the data output from the data generating circuit, and control a duty ratio of the clock signal based on a result of the detection.
-
公开(公告)号：US09559697B2
公开(公告)日：2017-01-31
申请号：US14843674
申请日：2015-09-02
Applicant: Socionext Inc.
Inventor： Shigeaki Kawai , Nobumasa Hasegawa
IPC: H03K3/00 , H03K19/0185 , H03K17/687
CPC classification number: H03K19/018528 , H03K17/687 , H04L25/0272 , H04L25/028
Abstract: A transmitter circuit includes: a driver that includes an output resistor set to a resistance value according to an input code, and that outputs, to an output terminal, an output signal; and a high potential side resistor and a low potential side resistor that are connected to the output terminal. The transmitter circuit further includes a high potential side current source that is set with a current value according to the input code, and a low potential side current source that is set with a current value according to the input code. The transmitter circuit further includes a high potential side switch and a low potential side switch that switch between allowing current output from the high voltage side current source and the low voltage side current source to pass, and blocking the current.
Abstract translation: 发射机电路包括：驱动器，其包括根据输入代码设置为电阻值的输出电阻器，并将输出信号输出到输出端子; 以及连接到输出端子的高电位侧电阻器和低电位侧电阻器。 发射机电路还包括根据输入代码设置有电流值的高电位侧电流源和根据输入代码设置为电流值的低电位侧电流源。 发射机电路还包括高电压侧开关和低电位侧开关，其在允许来自高压侧电流源的电流输出和低压侧电流源之间切换，并且阻断电流。
-
Patent Agency Ranking
公开(公告)号：US10917095B2
公开(公告)日：2021-02-09
申请号：US16689825
申请日：2019-11-20
Applicant: SOCIONEXT INC.
Inventor： Shigeaki Kawai , Atsushi Matsuda
IPC: H03K19/0185 , H03K3/356
Abstract: A level shifting circuit includes a first inverter, a second inverter, and a third inverter which are connected in a cascade. The first inverter operates at a first power supply voltage supplied to a first power supply line, and the third inverter operates at a second power supply supplied to a second power supply line. The second inverter includes a first p-type transistor having a source connected to the first power supply line, a second p-type transistor having a source connected to the second power supply line, and a first n-type transistor having a source connected to a ground line. Each gate of the first and second p-type transistors and the first n-type transistor is connected to an output terminal of the first inverter, and each drain of the first and second p-type transistors and the first n-type transistor is connected to an input terminal of the third inverter.
-
公开(公告)号：US20190245721A1
公开(公告)日：2019-08-08
申请号：US16255388
申请日：2019-01-23
Applicant: SOCIONEXT INC.
Inventor： Taku HIRAMATSU , Shigeaki Kawai
IPC: H04L25/49 , H04B1/04 , H03K17/687
CPC classification number: H04L25/4917 , H03K17/687 , H04B1/04
Abstract: A signal output circuit includes: a driver circuit including a variable current source and configured to output a multilevel signal; a replica circuit having a circuit configuration equivalent to the driver circuit; and a control circuit configured to control a characteristic of the driver circuit, based on an output signal of the replica circuit, wherein the replica circuit includes: a first replica circuit part configured to output first output signals having signal levels of a first subset of a plurality of signal levels corresponding to the multilevel signal; and a second replica circuit part configured to output second output signals having signal levels of a second subset of the plurality of signal levels, and the control circuit is configured to control a characteristic of the variable current source, based the first output signals and the second output signals.
-
公开(公告)号：US11177985B2
公开(公告)日：2021-11-16
申请号：US17114284
申请日：2020-12-07
Applicant: SOCIONEXT INC.
Inventor： Taku Hiramatsu , Shigeaki Kawai
IPC: H04L25/49 , H03K17/687 , H04B1/04 , H03K19/0175
Abstract: A signal output circuit includes: a driver circuit including a variable current source and configured to output a multilevel signal; a replica circuit having a circuit configuration equivalent to the driver circuit; and a control circuit configured to control a characteristic of the driver circuit, based on an output signal of the replica circuit, wherein the replica circuit includes: a first replica circuit part configured to output first output signals having signal levels of a first subset of a plurality of signal levels corresponding to the multilevel signal; and a second replica circuit part configured to output second output signals having signal levels of a second subset of the plurality of signal levels, and the control circuit is configured to control a characteristic of the variable current source, based the first output signals and the second output signals.
-
公开(公告)号：US10666234B2
公开(公告)日：2020-05-26
申请号：US16215210
申请日：2018-12-10
Applicant: SOCIONEXT INC.
Inventor： Daisuke Suzuki , Shigeaki Kawai
Abstract: A transmission circuit includes: a data generating circuit configured to generate data based on a clock signal; a clock generating circuit configured to supply the clock signal to the data generating circuit; and a duty ratio controlling circuit configured to detect a duty cycle distortion of the data output from the data generating circuit, and control a duty ratio of the clock signal based on a result of the detection.
-
公开(公告)号：US09831550B2
公开(公告)日：2017-11-28
申请号：US14462461
申请日：2014-08-18
Applicant: SOCIONEXT INC.
Inventor： Shigeaki Kawai
CPC classification number: H01Q3/36 , H03F1/3288 , H03F3/24 , H03H7/20 , H03H7/21
Abstract: There are provided a transformer including inductors, and variable capacitors. Capacitance values of the variable capacitors are controlled by a control signal. One end of the first inductor is connected to a reference potential, the first variable capacitor is connected in series between the other end of the first inductor and a first terminal, the second variable capacitor is connected in series between one end of the second inductor and a second terminal, the third variable capacitor is connected in series between the other end of the second inductor and a third terminal. The capacitance values of the variable capacitors are changed by the control signal to obtain a desired pass phase, a loss is small, and both functions of a single-phase-differential conversion and a phase shifter are realized.
-
-
-
-
-
-
-
-
-
Search Results
11
records
(took 0.012 seconds)
