-
公开(公告)号:US20250169192A1
公开(公告)日:2025-05-22
申请号:US18674705
申请日:2024-05-24
Applicant: Samsung Electronics Co., Ltd.
Inventor: Jongkyu Song , Jin Heo , Minho Kim , Jooyoung Song , Dongyup Lee , Chanhee Jeon
Abstract: A semiconductor device includes a first pad configured to receive and transmit a signal; a second pad to which a predetermined reference voltage is input; and an electrostatic protection circuit includes an emitter region electrically connected to the second pad and doped with a first conductivity-type impurity, a base region having a shape surrounding the emitter region in the first direction and the second direction and doped with a second conductivity-type impurity, different from the first conductivity-type impurity, a collector region connected to the first pad and having a shape surrounding the emitter region in the first direction and the second direction, and an impurity region disposed between the collector region and the base region and separated from the collector region and the base region by an element isolation film.
-
公开(公告)号:US20240222963A1
公开(公告)日:2024-07-04
申请号:US18402453
申请日:2024-01-02
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Kyoungil Do , Jinwoo Jung , Jooyoung Song , Mijin Lee , Chanhee Jeon
IPC: H02H9/04
CPC classification number: H02H9/045
Abstract: A device including a first clamp circuit connected between a first node and a second node, wherein the first clamp circuit includes: a symmetric bipolar transistor comprising a control terminal, a first current terminal and a second current terminal, wherein the first current terminal and the second current terminal are symmetrical to each other with respect to the control terminal; a first bipolar transistor electrically connected to the symmetric bipolar transistor and to the first node; and a second bipolar transistor electrically connected to the symmetric bipolar transistor and to the second node.
-
公开(公告)号:US20240421149A1
公开(公告)日:2024-12-19
申请号:US18582871
申请日:2024-02-21
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Jinwoo Jung , Kyoungil Do , Jooyoung Song , Chanhee Jeon
Abstract: A semiconductor device includes a substrate doped with first conductivity-type impurities, a first well doped with second conductivity-type impurities different from the first conductivity-type impurities, first active regions in the first well, the first active regions being doped with the first conductivity-type impurities and connected to a first pad through a first interconnection, second active regions outside the first well, the second active regions being doped with the second conductivity-type impurities and connected to a second pad through a second interconnection, third active regions around the first active regions in the first well and doped with the second conductivity-type impurities, and fourth active regions around the second active regions outside the first well and doped with the first conductivity-type impurities, wherein at least one of the third active regions and at least one of the fourth active regions are electrically connected to each other through a third interconnection.
-
公开(公告)号:US20240222357A1
公开(公告)日:2024-07-04
申请号:US18400792
申请日:2023-12-29
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Kyoungil DO , Jinwoo Jung , Jooyoung Song , Chanhee Jeon
CPC classification number: H01L27/0248 , H01L29/7408 , H01L29/7412
Abstract: Provided is a device including a first clamp circuit electrically connected between a first node and a second node, and a second clamp circuit electrically connected between the second node and a third node, wherein the first clamp circuit includes a first silicon controlled rectifier (SCR) including a first region of a first conductivity type electrically connected to the first node, a second region of a second conductivity type, a third region of the first conductivity type, and a fourth region of the second conductivity type electrically connected to the second node, and a first gate electrode disposed over a channel region including a junction of the second region and the third region between the first region and the fourth region.
-
5.
公开(公告)号:US20240377740A1
公开(公告)日:2024-11-14
申请号:US18614294
申请日:2024-03-22
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Jooyoung Song , Jonghoon Kim , Hye-Reun Kim , Mingi Choi
Abstract: Provided are positive type photoresist compositions including a polymer resin, a crosslinking agent, and a photoacid generator, wherein the polymer resin includes a main chain including a linking group decomposable under acidic conditions and a thermally crosslinkable functional group linked to the main chain and the crosslinking agent includes a functional group capable of reacting with the thermally crosslinkable functional group. The photoresist compositions of the present disclosure can be coated multiple times to realize a high-thickness photoresist film.
-
公开(公告)号:US20240405014A1
公开(公告)日:2024-12-05
申请号:US18405843
申请日:2024-01-05
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Jongkyu Song , Jin Heo , Minho Kim , Jooyoung Song , Eunsuk Lee , Chanhee Jeon
IPC: H01L27/02 , H01L27/06 , H01L29/06 , H01L29/735 , H01L29/78
Abstract: The present disclosure relates to semiconductor devices. An example semiconductor device includes a first well region and a second well region isolated from each other by a first device isolation film; an NPN transistor provided by a first collector region formed in the first well region and including first conductivity-type impurities, and a first emitter region formed in the second well region and including the first conductivity-type impurities; a PNP transistor provided by a second emitter region formed in the first well region and including second conductivity-type impurities different from the first conductivity-type, and a second collector region formed in the second well region and including the second conductivity-type impurities; and an NMOS transistor including a source region and a drain region formed in the second well region and including the first conductivity-type impurities, and a gate structure disposed between the source region and the drain region.
-
公开(公告)号:US20240259008A1
公开(公告)日:2024-08-01
申请号:US18236303
申请日:2023-08-21
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Jin Heo , Jongkyu Song , Minho Kim , Jooyoung Song , Chanhee Jeon
IPC: H03K17/08
CPC classification number: H03K17/08
Abstract: A semiconductor device is provided. The semiconductor device includes: a first power pad; a second power pad; a signal pad; a clamping circuit connected between the first power pad and the second power pad; a driving circuit connected to the signal pad and including a pull-up circuit and a pull-down circuit; and a first gate-off circuit connected to the pull-down circuit. The first gate-off circuit is configured to connect a gate of the pull-down circuit and a source of the pull-down circuit to each other during an electrostatic discharge (ESD) event in which a high voltage is applied to the signal pad, and control a current generated by the high voltage to flow to the clamping circuit.
-
公开(公告)号:US20240222362A1
公开(公告)日:2024-07-04
申请号:US18402387
申请日:2024-01-02
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Kyoungil Do , Jinwoo Jung , Jooyoung Song , Mijin Lee , Chanhee Jeon
CPC classification number: H01L27/0262 , H01L27/0255 , H01L27/0292 , H02H9/046
Abstract: A device, including a first silicon controlled rectifier comprising a first anode connected to a first node, a first cathode connected to a pad, and a first gate; a second silicon controlled rectifier comprising a second anode connected to the pad, a second cathode connected to a second node, and a second gate; and a back diode forwardly connected from the second node to the first gate.
-
-
-
-
-
-
-