公开(公告)号：US10283204B2

公开(公告)日：2019-05-07

申请号：US15607551

申请日：2017-05-29

Applicant: Samsung Electronics Co., Ltd.

Inventor： Chang-Min Choi ,  Dong-Chan Kim ,  Ae-Jeong Lee ,  Moo-Rym Choi

IPC: G06F12/02 ,  G11C11/56 ,  G11C16/04 ,  G11C16/22 ,  G11C16/34

Abstract: In a method of operating a nonvolatile memory device, a first sub-block to be erased is selected in a first memory block including the first sub-block and a second sub-block adjacent to the first sub-block, in response to a erase command and an address. The first sub-block includes memory cells connected to a plurality of word-lines including at least one boundary word-line adjacent to the second sub-block and internal word-lines other than the at least one boundary word-line. An erase voltage is applied to a substrate in which the first memory block is formed. Based on a voltage level of the erase voltage applied to the substrate, applying, a first erase bias condition to the at least one boundary word-line and a second erase bias condition different from the first erase bias condition to the internal word-lines during an erase operation being performed on the first sub-block.

公开(公告)号：US09634024B2

公开(公告)日：2017-04-25

申请号：US14642086

申请日：2015-03-09

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Kohji Kanamori ,  Chung-Jin Kim ,  Young-Woo Park ,  Jae-Goo Lee ,  Jae-Duk Lee ,  Moo-Rym Choi

IPC: H01L29/792 ,  H01L27/11582 ,  H01L27/11565 ,  H01L27/1157

CPC classification number: H01L27/11582 ,  H01L27/11565 ,  H01L27/1157

Abstract: A semiconductor device is provided. Word lines are formed on a substrate. An air gap is interposed between two adjacent word lines. A channel structure penetrates through the word lines and the air gap. A memory cell is interposed between each word line and the channel structure. The memory cell includes a blocking pattern, a charge trap pattern and a tunneling insulating pattern. The blocking pattern conformally covers a top surface, a bottom surface, and a first side surface of each word line. The first side surface is adjacent to the channel structure. The charge trap pattern is interposed only between the first side surface and the channel structure.