利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

59 条记录 (耗时 0.047 秒)

    Semiconductor structure and method of forming the structure
    6.
    发明授权
    Semiconductor structure and method of forming the structure 有权
    半导体结构及其形成方法

    公开(公告)号：US07932144B2

    公开(公告)日：2011-04-26

    申请号：US12685027

    申请日：2010-01-11

    申请人： Yaocheng Liu ,  Shreesh Narasimha ,  Katsunori Onishi ,  Kern Rim

    发明人： Yaocheng Liu ,  Shreesh Narasimha ,  Katsunori Onishi ,  Kern Rim

    IPC分类号： H01L21/8234

    CPC分类号： H01L27/1203 ,  H01L21/26506 ,  H01L21/26513 ,  H01L21/28247 ,  H01L21/823807 ,  H01L21/823814 ,  H01L21/84 ,  H01L29/1045 ,  H01L29/1083 ,  H01L29/165 ,  H01L29/6653 ,  H01L29/66636 ,  H01L29/7843 ,  H01L29/7848

    摘要： Disclosed are embodiments of an n-FET structure with silicon carbon S/D regions completely contained inside amorphization regions and with a carbon-free gate electrode. Containing carbon within the amorphization regions, ensures that all of the carbon is substitutional following re-crystallization to maximize the tensile stress imparted on channel region. The gate stack is capped during carbon implantation so the risk of carbon entering the gate stack and degrading the conductivity of the gate polysilicon and/or damaging the gate oxide is essentially eliminated. Thus, the carbon implant regions can be formed deeper. Deeper S/D carbon implants which are completely amorphized and then re-crystallized provide greater tensile stress on the n-FET channel region to further optimize electron mobility. Additionally, the gate electrode is uncapped during the n-type dopant process, so the n-type dopant dose in the gate electrode can be at least great as the dose in the S/D regions.

    摘要翻译： 公开了具有完全包含在非晶化区域内和具有无碳栅电极的硅碳S / D区域的n-FET结构的实施方案。 在非晶化区域内含有碳，确保在再结晶后所有碳都是取代的，以最大限度地增加通道区域上施加的拉伸应力。 在碳注入期间，栅极堆叠被封盖，从而基本上消除了碳进入栅极堆叠并降低栅极多晶硅的导电性和/或损坏栅极氧化物的风险。 因此，可以更深地形成碳注入区域。 完全非晶化然后再结晶的深S / D碳植入物在n-FET沟道区域上提供更大的拉伸应力，以进一步优化电子迁移率。 此外，在n型掺杂剂处理期间，栅电极未被封装，因此栅电极中的n型掺杂剂剂量可以至少大于S / D区域中的剂量。

    Semiconductor structure with enhanced performance using a simplified dual stress liner configuration
    7.
    发明授权
    Semiconductor structure with enhanced performance using a simplified dual stress liner configuration 失效
    使用简化的双重应力衬垫配置提高性能的半导体结构

    公开(公告)号：US07675118B2

    公开(公告)日：2010-03-09

    申请号：US11468958

    申请日：2006-08-31

    申请人： Dureseti Chidambarrao ,  Yaocheng Liu ,  William K. Henson

    发明人： Dureseti Chidambarrao ,  Yaocheng Liu ,  William K. Henson

    IPC分类号： H01L27/12

    CPC分类号： H01L21/28097 ,  H01L21/7624 ,  H01L21/823807 ,  H01L21/823878 ,  H01L21/84 ,  H01L27/1203 ,  H01L29/045 ,  H01L29/4908 ,  H01L29/4975 ,  H01L29/665 ,  H01L29/66545 ,  H01L29/7843

    摘要： A semiconductor structure including an nFET having a fully silicided gate electrode wherein a new dual stress liner configuration is used to enhance the stress in the channel region that lies beneath the gate electrode is provided. The new dual stress liner configuration includes a first stress liner that has an upper surface that is substantially planar with an upper surface of a fully silicided gate electrode of the nFET. In accordance with the present invention, the first stress liner is not present atop the nFET including the fully silicided gate electrode. Instead, the first stress liner of the present invention partially wraps around, i.e., surrounds the sides of, the nFET with the fully silicided gate electrode. A second stress liner having an opposite polarity as that of the first stress liner (i.e., of an opposite stress type) is located on the upper surface of the first stress liner as well as atop the nFET that contains the fully silicided FET. In accordance with the present invention, the first stress liner is a tensile stress liner and the second stress liner is a compressive stress liner.

    摘要翻译： 提供了包括具有完全硅化栅电极的nFET的半导体结构，其中使用新的双应力衬垫配置来增强位于栅电极下方的沟道区中的应力。 新的双应力衬垫构造包括第一应力衬垫，其具有与nFET的完全硅化栅电极的上表面基本上平面的上表面。 根据本发明，第一应力衬垫不存在于包括全硅化物栅电极的nFET顶部。 相反，本发明的第一应力衬垫部分地包裹着nFET的侧面，即用完全硅化的栅电极包围nFET。 具有与第一应力衬垫相反极性（即相反应力类型）的第二应力衬垫位于第一应力衬垫的上表面上以及位于包含完全硅化FET的nFET顶上。 根据本发明，第一应力衬垫是拉伸应力衬垫，第二应力衬垫是压应力衬垫。

    Semiconductor device and method of manufacture
    8.
    发明授权
    Semiconductor device and method of manufacture 有权
    半导体装置及其制造方法

    公开(公告)号：US07615435B2

    公开(公告)日：2009-11-10

    申请号：US11830867

    申请日：2007-07-31

    申请人： Oleg Gluschenkov ,  Sameer Jain ,  Yaocheng Liu

    发明人： Oleg Gluschenkov ,  Sameer Jain ,  Yaocheng Liu

    IPC分类号： H01L21/8238

    CPC分类号： H01L29/7847 ,  H01L21/26506 ,  H01L21/823807 ,  H01L21/823814 ,  H01L29/165 ,  H01L29/66636 ,  H01L29/7834 ,  H01L29/7848

    摘要： A semiconductor device and method of manufacture and, more particularly, a semiconductor device having strain films and a method of manufacture. The device includes an embedded SiGeC layer in source and drain regions of an NFET device and an embedded SiGe layer in source and drain regions of a PFET device. The PFET device is subject to compressive strain. The method includes embedding SiGe in source and drain regions of an NFET device and implanting carbon in the embedded SiGe forming an SiGeC layer in the source and drain regions of the NFET device. The SiGeC is melt laser annealed to uniformly distribute the carbon in the SiGeC layer, thereby counteracting a strain generated by the embedded SiGe.

    摘要翻译： 一种半导体器件及其制造方法，特别是具有应变膜的半导体器件及其制造方法。 器件在PFET器件的源极和漏极区域中包括在NFET器件的源极和漏极区域中的嵌入的SiGeC层和嵌入的SiGe层。 PFET器件承受压应变。 该方法包括将SiGe嵌入到NFET器件的源极和漏极区域中，并且在嵌入的SiGe中注入碳，以在NFET器件的源极和漏极区域中形成SiGeC层。 将SiGeC熔融激光退火以均匀分布SiGeC层中的碳，从而抵消由嵌入的SiGe产生的应变。

    Pre-silicide spacer removal
    9.
    发明授权
    Pre-silicide spacer removal 失效
    预硅化物间隔物去除

    公开(公告)号：US07504309B2

    公开(公告)日：2009-03-17

    申请号：US11548842

    申请日：2006-10-12

    申请人： Thomas W. Dyer ,  Sunfei Fang ,  Jiang Yan ,  Jun Jung Kim ,  Yaocheng Liu ,  Huilong Zhu

    发明人： Thomas W. Dyer ,  Sunfei Fang ,  Jiang Yan ,  Jun Jung Kim ,  Yaocheng Liu ,  Huilong Zhu

    IPC分类号： H01L21/336

    CPC分类号： H01L29/665 ,  H01L21/32 ,  H01L29/6653 ,  H01L29/66545 ,  H01L29/6659

    摘要： A method forms a gate conductor over a substrate, and simultaneously forms spacers on sides of the gate conductor and a gate cap on the top of the gate conductor. Isolation regions are formed in the substrate and the method implants an impurity into exposed regions of the substrate not protected by the gate conductor and the spacers to form source and drain regions. The method deposits a mask over the gate conductor, the spacers, and the source and drain regions. The mask is recessed to a level below a top of the gate conductor but above the source and drain regions, such that the spacers are exposed and the source and drain regions are protected by the mask. With the mask in place, the method then safely removes the spacers and the gate cap, without damaging the source/drain regions or the isolation regions (which are protected by the mask). Next, the method removes the mask and then forms silicide regions on the gate conductor and the source and drain regions.

    摘要翻译： 一种方法在衬底上形成栅极导体，同时在栅极导体的侧面和栅极导体的顶部上形成栅极盖。 在衬底中形成隔离区域，并且该方法将杂质注入未被栅极导体和间隔物保护的衬底的暴露区域中以形成源区和漏区。 该方法在栅极导体，间隔物以及源极和漏极区域上沉积掩模。 掩模凹陷到栅极导体的顶部下方但在源极和漏极区域之上的水平面，使得间隔物被暴露，并且源极和漏极区域被掩模保护。 在掩模就位的情况下，该方法然后安全地去除间隔物和栅极盖，而不损坏源极/漏极区域或隔离区域（被掩模保护）。 接下来，该方法移除掩模，然后在栅极导体和源极和漏极区域上形成硅化物区域。

    SELF-ALIGNED SUPER STRESSED PFET
    10.
    发明申请
    SELF-ALIGNED SUPER STRESSED PFET 有权
    自对准超级应力PFET

    公开(公告)号：US20090050942A1

    公开(公告)日：2009-02-26

    申请号：US11842437

    申请日：2007-08-21

    申请人： Yaocheng Liu ,  Zhijiong Luo ,  Huilong Zhu

    发明人： Yaocheng Liu ,  Zhijiong Luo ,  Huilong Zhu

    IPC分类号： H01L29/94 ,  H01L21/336

    CPC分类号： H01L21/26506 ,  H01L21/268 ,  H01L29/1054 ,  H01L29/165 ,  H01L29/66545 ,  H01L29/6659 ,  H01L29/66636 ,  H01L29/7833

    摘要： The embodiments of the invention comprise a self-aligned super stressed p-type field effect transistor (PFET). More specifically, a field effect transistor comprises a channel region comprising N-doped material and a gate above the channel region. The field effect transistor also includes a source region on a first side of the channel region and a drain region on a second side of the channel region opposite the first side. The source and drain regions each comprise silicon germanium, wherein the silicon germanium has structural indicia of epitaxial growth.

    摘要翻译： 本发明的实施例包括自对准超应力p型场效应晶体管（PFET）。 更具体地，场效应晶体管包括包含N掺杂材料的沟道区和沟道区上方的栅。 场效应晶体管还包括在沟道区的第一侧上的源极区域和与第一侧相对的沟道区域的第二侧上的漏极区域。 源极和漏极区域各自包含硅锗，其中硅锗具有外延生长的结构标记。