Systems and Methods for All-Digital Phase Locked Loop

    公开(公告)号:US20210234547A1

    公开(公告)日:2021-07-29

    申请号:US17159124

    申请日:2021-01-26

    Abstract: An all-digital phase locked loop (ADPLL) is provided. The ADPLL comprises a pattern generator adapted to generate a frequency control word (FCW) based on a predefined setting and a system clock. In addition, the ADPLL comprises a phase accumulator adapted to translate the FCW into a phase trajectory. The ADPLL further comprises a phase comparator adapted to generate a phase error signal representing a difference between the phase trajectory and the phase of an output oscillation frequency. Moreover, the ADPLL comprises a controller adapted to control a phase of the output oscillation frequency with respect to the phase trajectory.

    Switched-capacitor power amplifiers

    公开(公告)号:US10862439B2

    公开(公告)日:2020-12-08

    申请号:US16222340

    申请日:2018-12-17

    Abstract: A switched-capacitor power amplifier comprising a plurality of cells and methods for its operation are described. Switched signal lines switch supply to respective capacitors. Switches connect respective signal lines to a first supply and switches connect respective signal lines to a second supply. Pairs of switches on each signal line are switched so that one is switched off whilst the other is switched on. In a “full amplitude” mode, operation of the switches provides an output having a peak determined by the first supply. A switch signal line is provided between nodes in respective signal lines, a switch being provided in the switch signal line. In a “half amplitude” mode, switch is switched at the radio frequency in the other direction to that of switches connecting the signal lines to respective ones of the first and second supplies with the other switches being kept open.

    Wireless Communication Device, System and Method with Localization Capabilities

    公开(公告)号:US20230199698A1

    公开(公告)日:2023-06-22

    申请号:US17936290

    申请日:2022-09-28

    CPC classification number: H04W64/00 G01S5/04 G01S5/06 H04W56/0015

    Abstract: A wireless communication device with localization capabilities comprises a first receive chain for receiving a first signal from a first static communication node, and at least a second receive chain for receiving at least a second signal from at least a second static communication node. The first and at least one second receive chains are configured to simultaneously receive the first and at least one second signals. The wireless communication device is configured to determine a first distance between the wireless communication device and the first static communication node on the basis of the first signal, determine at least a second distance between the wireless communication device and the at least one second static communication node on the basis of the at least one second signal, and determine a location of the wireless communication device on the basis of the first and least one second distances.

    Systems and methods for all-digital phase locked loop

    公开(公告)号:US11424747B2

    公开(公告)日:2022-08-23

    申请号:US17159124

    申请日:2021-01-26

    Abstract: An all-digital phase locked loop (ADPLL) is provided. The ADPLL comprises a pattern generator adapted to generate a frequency control word (FCW) based on a predefined setting and a system clock. In addition, the ADPLL comprises a phase accumulator adapted to translate the FCW into a phase trajectory. The ADPLL further comprises a phase comparator adapted to generate a phase error signal representing a difference between the phase trajectory and the phase of an output oscillation frequency. Moreover, the ADPLL comprises a controller adapted to control a phase of the output oscillation frequency with respect to the phase trajectory.

Patent Agency Ranking