-
公开(公告)号:US20240413239A1
公开(公告)日:2024-12-12
申请号:US18525638
申请日:2023-11-30
Applicant: Texas Instruments Incorporated
Inventor: Henry Litzmann Edwards , Daniel Pham , Sujatha Sampath , Ali Saadat , Orlando Lazaro , Vijay K. Reddy , Steven Kummerl
Abstract: Disclosed examples include microelectronic devices, e.g. Integrated circuits. One example includes a microelectronic device including a nanosheet lateral drain extended metal oxide semiconductor (LDMOS) transistor with source and drain regions having a first conductivity type extending into a semiconductor substrate having an opposite second conductivity type. A superlattice of alternating layers of nanosheets of a channel region and layers of gate conductor are separated by a gate dielectric, the superlattice extending between the source region and the drain region. A drain drift region of the first conductivity type extends under the drain region and a body region of the second type extends around the source region.
-
公开(公告)号:US20240283354A1
公开(公告)日:2024-08-22
申请号:US18653082
申请日:2024-05-02
Applicant: Texas Instruments Incorporated
Inventor: Timothy Bryan Merkin , Orlando Lazaro , John Russell Broze , Nan Xing
Abstract: An apparatus comprises a transmitter circuit having first and second transmit outputs; a rectifier circuit having first and second rectifier inputs and first and second rectifier outputs; an isolation circuit coupled between the first transmit output and the first rectifier input, and between the second transmit output and the second rectifier input; a detector circuit coupled to the rectifier circuit; and a driver circuit having a power terminal, a reference terminal, a driver input, and a driver output, the power terminal coupled to the first rectifier output, the reference terminal coupled to the second rectifier output, and the driver input coupled to an output of the detector circuit.
-
公开(公告)号:US20240282854A1
公开(公告)日:2024-08-22
申请号:US18654431
申请日:2024-05-03
Applicant: Texas Instruments Incorporated
Inventor: Henry Litzmann Edwards , Andres Arturo Blanco , Orlando Lazaro
CPC classification number: H01L29/7826 , H01L29/66681
Abstract: IC apparatus, and manufacturing methods therefor, that include a power transistor and a thermoelectric device. The power transistor is constructed in a plurality of layers formed over a semiconductor substrate. The thermoelectric device is formed in one or more of the plurality of layers and is sensitive to temperature differences within the IC apparatus resulting from operation of the power transistor.
-
公开(公告)号:US11984802B2
公开(公告)日:2024-05-14
申请号:US17363050
申请日:2021-06-30
Applicant: Texas Instruments Incorporated
Inventor: Timothy Bryan Merkin , Orlando Lazaro , John Russell Broze , Nan Xing
Abstract: An electronic device has a first circuit, a second circuit, and an isolation circuit, the isolation circuit having an input and an output, the first circuit including a signal generator having an output, the output of the signal generator coupled to the input of the isolation circuit. The second circuit includes a rectifier circuit and a signal detector circuit, the rectifier circuit having a rectifier input coupled to the output of the isolation circuit, and the signal detector circuit having an input coupled to the output of the isolation circuit.
-
公开(公告)号:US20200021196A1
公开(公告)日:2020-01-16
申请号:US16584610
申请日:2019-09-26
Applicant: Texas Instruments Incorporated
Inventor: Kevin Scoones , Orlando Lazaro , Alvaro Aguilar , Jeffrey Anthony Morroni , Reza Sharifi , Saurav Bandyopadhyay
IPC: H02M3/158
Abstract: In a described example, an apparatus includes a first switch coupled between a terminal for receiving an input voltage and a top plate node, and having a first control terminal; a second switch coupled between the top plate node and a switching node, and having a second control terminal; a third switch coupled between the switching node and a bottom plate node and having a third control terminal; a fourth switch coupled between the bottom plate node and a ground terminal, and having a fourth control terminal; a flying capacitor coupled between the top plate node and the bottom plate node; a fifth switch coupled between the top plate node and an auxiliary node; a sixth switch coupled between the auxiliary node and the bottom plate node; and an auxiliary capacitor coupled between the auxiliary control terminal and a ground terminal.
-
公开(公告)号:US20190028031A1
公开(公告)日:2019-01-24
申请号:US16058859
申请日:2018-08-08
Applicant: Texas Instruments Incorporated
Inventor: Kevin Scoones , Orlando Lazaro , Alvaro Aguilar , Jeffrey Anthony Morroni , Reza Sharifi , Saurav Bandyopadhyay
CPC classification number: H02M3/1588 , H02M3/158 , H02M7/483 , H02M2001/0006
Abstract: In a described example, an apparatus includes a first switch coupled between a terminal for receiving an input voltage and a top plate node, and having a first control terminal; a second switch coupled between the top plate node and a switching node, and having a second control terminal; a third switch coupled between the switching node and a bottom plate node and having a third control terminal; a fourth switch coupled between the bottom plate node and a ground terminal, and having a fourth control terminal; a flying capacitor coupled between the top plate node and the bottom plate node; a fifth switch coupled between the top plate node and an auxiliary node; a sixth switch coupled between the auxiliary node and the bottom plate node; and an auxiliary capacitor coupled between the auxiliary control terminal and a ground terminal.
-
公开(公告)号:US20240364219A1
公开(公告)日:2024-10-31
申请号:US18452175
申请日:2023-08-18
Applicant: TEXAS INSTRUMENTS INCORPORATED
Inventor: Kevin Scoones , Youngbok Kim , Orlando Lazaro , Reza Sharifi
Abstract: A power converter includes a power stage circuit having a control input and an output. A pulse width modulation (PWM) controller has a control output coupled to the control input of the power stage. A compensator includes a passive component and a switch coupled to the passive component. The switch has a switch control input coupled to the control output of the PWM controller.
-
公开(公告)号:US20230157175A1
公开(公告)日:2023-05-18
申请号:US17528990
申请日:2021-11-17
Applicant: Texas Instruments Incorporated
Inventor: Henry Litzmann Edwards , Andres Arturo Blanco , Orlando Lazaro
IPC: H01L27/16
Abstract: Integrated circuit apparatus, and their manufacturing methods, including an integrated power transistor and thermocouple. The power transistor is constructed in a plurality of layers formed over a semiconductor substrate. The thermocouple includes a p-thermopile and an n-thermopile that are each electrically isolated from the power transistor and the semiconductor substrate while being sensitive to temperature differences within the IC resulting from operation of the power transistor. The p-thermopile includes a p-type thermoelectric body formed in a p-type one or more of the plurality of layers. The n-thermopile includes n-type thermoelectric body formed in an n-type one or more of the plurality of layers.
-
公开(公告)号:US20230001815A1
公开(公告)日:2023-01-05
申请号:US17364652
申请日:2021-06-30
Applicant: Texas Instruments Incorporated
Inventor: Orlando Lazaro , Timothy Bryan Merkin , Yogesh Kumar Ramadass
Abstract: An example apparatus includes: a gate driver with a control output terminal, a power transistor with a gate terminal and a first current terminal, the gate terminal coupled to the control output terminal, and drain-derived supply circuitry with an output coupled to the first current terminal.
-
公开(公告)号:US20190058398A1
公开(公告)日:2019-02-21
申请号:US15909078
申请日:2018-03-01
Applicant: Texas Instruments Incorporated
Inventor: Reza Sharifi , Kevin Scoones , Orlando Lazaro , Alvaro Aguilar
CPC classification number: H02M3/158 , G05F1/562 , G05F1/595 , H02M1/08 , H02M1/36 , H02M3/06 , H02M3/156 , H02M2001/0009 , H02M2001/0025 , H02M2003/1566
Abstract: In described examples of methods and control circuitry to control a power conversion system, a regulator circuit is coupled to provide switching control signals according to a regulation signal to operate a plurality of converter switches to generate a voltage signal at a switching node. A compensation sense circuit is coupled to provide a compensation pulse signal having a duty cycle that represents a percentage of time that a current flowing through the switching node is above a threshold value. A current compensation circuit adjusts the regulation signal according to the compensation pulse signal.
-
-
-
-
-
-
-
-
-