利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

149 条记录 (耗时 0.048 秒)

    Data processing apparatus and program
    3.
    发明申请
    Data processing apparatus and program 有权
    数据处理装置和程序

    公开(公告)号：US20080086659A1

    公开(公告)日：2008-04-10

    申请号：US11866718

    申请日：2007-10-03

    申请人： Tetsuya Ishikawa ,  Tomohiro Suzuki ,  Yuji Tamura ,  Hiroyasu Nishimura ,  Tomoya Ogawa ,  Fumikage Uchida ,  Nao Moromizato ,  Munetoshi Eguchi ,  Kenji Okuyama

    发明人： Tetsuya Ishikawa ,  Tomohiro Suzuki ,  Yuji Tamura ,  Hiroyasu Nishimura ,  Tomoya Ogawa ,  Fumikage Uchida ,  Nao Moromizato ,  Munetoshi Eguchi ,  Kenji Okuyama

    IPC分类号： G06F11/00

    CPC分类号： G06F11/1441

    摘要： A data processing apparatus which saves data in a volatile memory into a nonvolatile memory when power is off, the data processing apparatus including: a detecting circuit for outputting: a momentary interruption detecting signal when a power source voltage is below a first threshold voltage, and a power failure detecting signal when the power source voltage is below a second threshold voltage that is lower than the first threshold voltage; and a control section adapted to start saving of the data in the volatile memory into the nonvolatile memory when the detecting circuit has output the momentary interruption detecting signal, continue save of the data, and carry out a predetermined shutdown processing when the detecting circuit has output the power failure detecting signal after the detecting circuit has output the momentary interruption detecting signal.

    摘要翻译： 一种数据处理装置，当电源关闭时，将易失性存储器中的数据保存到非易失性存储器中，所述数据处理装置包括：检测电路，用于在电源电压低于第一阈值电压时输出瞬时中断检测信号;以及 当电源电压低于低于第一阈值电压的第二阈值电压时的电源故障检测信号; 以及控制部，其适于在检测电路输出瞬时中断检测信号时开始将易失性存储器中的数据保存到非易失性存储器中，继续保存数据，并且当检测电路具有输出时执行预定的关闭处理 检测电路之后的电源故障检测信号输出瞬时中断检测信号。

    DATA SAVE APPARATUS AND DATA SAVE METHOD
    4.
    发明申请
    DATA SAVE APPARATUS AND DATA SAVE METHOD 审中-公开
    数据保存装置和数据保存方法

    公开(公告)号：US20080086587A1

    公开(公告)日：2008-04-10

    申请号：US11868199

    申请日：2007-10-05

    申请人： Munetoshi EGUCHI ,  Tomohiro Suzuki ,  Yuji Tamura ,  Tetsuya Ishikawa ,  Hiroyasu Nishimura ,  Tomoya Ogawa ,  Fumikage Uchida ,  Nao Moromizato ,  Kenji Okuyama

    发明人： Munetoshi EGUCHI ,  Tomohiro Suzuki ,  Yuji Tamura ,  Tetsuya Ishikawa ,  Hiroyasu Nishimura ,  Tomoya Ogawa ,  Fumikage Uchida ,  Nao Moromizato ,  Kenji Okuyama

    IPC分类号： G06F12/00

    CPC分类号： G06F11/1441 ,  G06F11/1461

    摘要： A data save apparatus including: a system memory, in which a plurality of segment regions having uneven capacities are provided; a nonvolatile memory, into which data having been memorized in the system memory are saved; and a controller which controls to save data with a unit of each of the segment regions into the nonvolatile memory from the system memory, wherein the controller determines whether saving data of each of the segment regions into the nonvolatile memory is necessary, and when a total capacity of segment regions, data in which having been determined to be necessary to be saved, reaches to a prescribed value, the controller transfers the data of the segment regions determined to be necessary to be saved into the nonvolatile memory by a DMA (Direct Memory Access) mode in descending order of segment region capacity.

    摘要翻译： 一种数据保存装置，包括：系统存储器，其中提供具有不均匀容量的多个段区域; 保存已存储在系统存储器中的数据的非易失性存储器; 以及控制器，其控制以将来自所述分段区域的单位的数据的数据从所述系统存储器保存到所述非易失性存储器中，其中，所述控制器确定是否需要将每个所述分段区域的数据保存到所述非易失性存储器中， 分段区域的容量已被确定为需要保存的数据达到规定值，控制器通过DMA（直接存储器）将确定为需要保存的非易失性存储器的段区域的数据 访问）模式按区段容量的降序排列。

    INFORMATION PROCESSING APPARATUS AND METHOD FOR SAVING DATA
    5.
    发明申请
    INFORMATION PROCESSING APPARATUS AND METHOD FOR SAVING DATA 失效
    信息处理装置和数据保存方法

    公开(公告)号：US20080086586A1

    公开(公告)日：2008-04-10

    申请号：US11866641

    申请日：2007-10-03

    申请人： Tomoya Ogawa ,  Tomohiro Suzuki ,  Yuji Tamura ,  Tetsuya Ishikawa ,  Hiroyasu Nishimura ,  Fumikage Uchida ,  Nao Moromizato ,  Munetoshi Eguchi ,  Kenji Okuyama

    发明人： Tomoya Ogawa ,  Tomohiro Suzuki ,  Yuji Tamura ,  Tetsuya Ishikawa ,  Hiroyasu Nishimura ,  Fumikage Uchida ,  Nao Moromizato ,  Munetoshi Eguchi ,  Kenji Okuyama

    IPC分类号： G06F12/16

    CPC分类号： G06F11/1441

    摘要： An information processing apparatus including: a nonvolatile memory; a volatile system memory in which predetermined data stored in the nonvolatile memory is developed; a control section to save the predetermined data stored in the system memory in the nonvolatile memory when a start of power-off operation is detected; and a storage section that stores a first timing information representing a time point of terminating the operation of saving the predetermined data in the nonvolatile memory, and a second timing information representing a power-off time point, wherein the control section compares the first timing information stored in the storage section with the second timing information, subsequent to the next operation of turning on of the power.

    摘要翻译： 一种信息处理设备，包括：非易失性存储器; 其中开发存储在非易失性存储器中的预定数据的易失性系统存储器; 控制部分，当检测到电源关闭操作开始时，将存储在系统存储器中的预定数据保存在非易失性存储器中; 以及存储部，其存储表示将所述预定数据保存在所述非易失性存储器中的操作的终止的时刻的第一定时信息和表示断电时间点的第二定时信息，所述控制部将所述第一定时信息 存储在具有第二定时信息的存储部分中，在接通电源的下一个操作之后。

    Data processing apparatus and program
    6.
    发明授权
    Data processing apparatus and program 有权
    数据处理装置和程序

    公开(公告)号：US08060781B2

    公开(公告)日：2011-11-15

    申请号：US11866718

    申请日：2007-10-03

    申请人： Tetsuya Ishikawa ,  Tomohiro Suzuki ,  Yuji Tamura ,  Hiroyasu Nishimura ,  Tomoya Ogawa ,  Fumikage Uchida ,  Nao Moromizato ,  Munetoshi Eguchi ,  Kenji Okuyama

    发明人： Tetsuya Ishikawa ,  Tomohiro Suzuki ,  Yuji Tamura ,  Hiroyasu Nishimura ,  Tomoya Ogawa ,  Fumikage Uchida ,  Nao Moromizato ,  Munetoshi Eguchi ,  Kenji Okuyama

    IPC分类号： G06F11/00

    CPC分类号： G06F11/1441

    摘要： A data processing apparatus which saves data in a volatile memory into a nonvolatile memory when power is off, the data processing apparatus including: a detecting circuit for outputting a momentary interruption detecting signal when a power source voltage is below a first threshold voltage, and a power failure detecting signal when the power source voltage is below a second threshold voltage that is lower than the first threshold voltage; and a control section adapted to start saving of the data in the volatile memory into the nonvolatile memory when the detecting circuit has output the momentary interruption detecting signal, continue save of the data, and carry out a predetermined shutdown processing when the detecting circuit has output the power failure detecting signal after the detecting circuit has output the momentary interruption detecting signal.

    摘要翻译： 一种数据处理装置，当电源关闭时，将易失性存储器中的数据保存到非易失性存储器中，所述数据处理装置包括：检测电路，用于当电源电压低于第一阈值电压时输出瞬时中断检测信号， 当电源电压低于低于第一阈值电压的第二阈值电压时，断电检测信号; 以及控制部，其适于在检测电路输出瞬时中断检测信号时开始将易失性存储器中的数据保存到非易失性存储器中，继续保存数据，并且当检测电路具有输出时执行预定的关闭处理 检测电路之后的电源故障检测信号输出瞬时中断检测信号。

    Control circuit and electronic device
    9.
    发明授权
    Control circuit and electronic device 有权
    控制电路和电子设备

    公开(公告)号：US08928177B2

    公开(公告)日：2015-01-06

    申请号：US13035485

    申请日：2011-02-25

    申请人： Tomohiro Suzuki ,  Masahiro Natsume

    发明人： Tomohiro Suzuki ,  Masahiro Natsume

    IPC分类号： H02J1/00 ,  H02J3/00 ,  G05F3/04 ,  H03D3/00 ,  H02M3/07

    CPC分类号： H02M3/07 ,  Y10T307/724

    摘要： A controller includes a difference detector that detects a difference between a switching timing of a first channel of a switching power supply including a plurality of channels, and a switching timing of a second channel of the switching power supply, the plurality of channels being coupled in common to an input power supply and performing switching operations in response to clock signals, and a timing adjuster that, based on a detection result of the difference detector, increases a difference between a timing of a clock signal supplied to the first channel and a timing of a clock signal supplied to the second channel when the difference between the switching timing of the first channel and the switching timing of the second channel is smaller than a first value.

    摘要翻译： 控制器包括差分检测器，其检测包括多个通道的开关电源的第一通道的切换定时与开关电源的第二通道的切换定时之间的差异，多个通道耦合在 对于输入电源共用并且响应于时钟信号执行开关操作;以及定时调整器，其基于差分检测器的检测结果增加提供给第一通道的时钟信号的定时与定时 当第一通道的切换定时与第二通道的切换定时之间的差小于第一通道时提供给第二通道的时钟信号。