Memory command unit throttle and error recovery
    1.
    发明授权
    Memory command unit throttle and error recovery 失效
    内存指令单元油门和错误恢复

    公开(公告)号:US07409624B2

    公开(公告)日:2008-08-05

    申请号:US11819512

    申请日:2007-06-27

    CPC classification number: H04L49/552 H04L49/206 H04L49/351

    Abstract: A network device for minimizing latency and correcting errors associated with information transmitted from an external memory device. The network device includes a management unit for requesting information stored on at least one external memory device. The network device also includes a command unit for transmitting a request from the management unit to the external memory device. The command unit maintain at least one counter that is associated with current requests and compares the at least one counter to at least one predefined threshold in order to throttle the management unit when the at least one counter exceeds the at least one threshold. The network device further includes means for aligning information from the at least one external memory device with information transmitted from the command unit to the management unit and for ensuring that aligned information is accurate.

    Abstract translation: 一种网络设备,用于最小化等待时间并纠正与从外部存储设备发送的信息相关联的错误。 网络设备包括用于请求存储在至少一个外部存储设备上的信息的管理单元。 网络设备还包括用于将来自管理单元的请求发送到外部存储器设备的命令单元。 命令单元保持与当前请求相关联的至少一个计数器,并将该至少一个计数器与至少一个预定阈值进行比较,以便当该至少一个计数器超过该至少一个阈值时,节流该管理单元。 网络设备还包括用于将来自至少一个外部存储器设备的信息与从命令单元发送到管理单元的信息对准并且用于确保对齐信息是准确的装置。

    Memory command unit throttle and error recovery
    2.
    发明申请
    Memory command unit throttle and error recovery 失效
    内存指令单元油门和错误恢复

    公开(公告)号:US20060190777A1

    公开(公告)日:2006-08-24

    申请号:US11060496

    申请日:2005-02-18

    CPC classification number: H04L49/552 H04L49/206 H04L49/351

    Abstract: A network device for minimizing latency and correcting errors associated with information transmitted from an external memory device. The network device includes a management unit for requesting information stored on at least one external memory device. The network device also includes a command unit for transmitting a request from the management unit to the external memory device. The command unit maintain at least one counter that is associated with current requests and compares the at least one counter to at least one predefined threshold in order to throttle the management unit when the at least one counter exceeds the at least one threshold. The network device further includes means for aligning information from the at least one external memory device with information transmitted from the command unit to the management unit and for ensuring that aligned information is accurate.

    Abstract translation: 一种网络设备,用于最小化等待时间并纠正与从外部存储设备发送的信息相关联的错误。 网络设备包括用于请求存储在至少一个外部存储设备上的信息的管理单元。 网络设备还包括用于将来自管理单元的请求发送到外部存储设备的命令单元。 命令单元保持与当前请求相关联的至少一个计数器,并将该至少一个计数器与至少一个预定阈值进行比较,以便当该至少一个计数器超过该至少一个阈值时,节流该管理单元。 网络设备还包括用于将来自至少一个外部存储器设备的信息与从命令单元发送到管理单元的信息对准并且用于确保对齐信息是准确的装置。

    Memory command unit throttle and error recovery

    公开(公告)号:US20070255998A1

    公开(公告)日:2007-11-01

    申请号:US11819512

    申请日:2007-06-27

    CPC classification number: H04L49/552 H04L49/206 H04L49/351

    Abstract: A network device for minimizing latency and correcting errors associated with information transmitted from an external memory device. The network device includes a management unit for requesting information stored on at least one external memory device. The network device also includes a command unit for transmitting a request from the management unit to the external memory device. The command unit maintain at least one counter that is associated with current requests and compares the at least one counter to at least one predefined threshold in order to throttle the management unit when the at least one counter exceeds the at least one threshold. The network device further includes means for aligning information from the at least one external memory device with information transmitted from the command unit to the management unit and for ensuring that aligned information is accurate.

    Total dynamic sharing of a transaction queue
    4.
    发明授权
    Total dynamic sharing of a transaction queue 失效
    事务队列的总动态共享

    公开(公告)号:US07802028B2

    公开(公告)日:2010-09-21

    申请号:US11258124

    申请日:2005-10-26

    Abstract: A network device for dynamically allocating memory locations to plurality of queues. The network device includes an assigning means for assigning a predefined amount of a temporary memory buffer and a shared memory buffer to each of a plurality of ports and for allocating a fixed allocation of the temporary memory buffer and the shared memory buffer to each of a plurality of queues associated with each port. After each queue has accumulated a predefined portion of data in the temporary memory buffer, the data is transmitted to the shared memory. The means for assigning reduces the shared memory access bandwidth by a predefined amount that is less than a processing bandwidth of a system clock.

    Abstract translation: 一种用于将存储器位置动态地分配给多个队列的网络设备。 网络设备包括分配装置,用于将预定量的临时存储器缓冲器和共享存储器缓冲器分配给多个端口中的每一个,并且用于将临时存储器缓冲器和共享存储器缓冲器的固定分配分配给多个 与每个端口相关联的队列。 在每个队列在临时存储器缓冲器中累积了预定义的数据部分之后,数据被发送到共享存储器。 用于分配的装置将共享存储器访问带宽减小预定义的量小于系统时钟的处理带宽。

    Memory command unit throttle and error recovery
    5.
    发明授权
    Memory command unit throttle and error recovery 失效
    内存指令单元油门和错误恢复

    公开(公告)号:US07254768B2

    公开(公告)日:2007-08-07

    申请号:US11060496

    申请日:2005-02-18

    CPC classification number: H04L49/552 H04L49/206 H04L49/351

    Abstract: A network device for minimizing latency and correcting errors associated with information transmitted from an external memory device. The network device includes a management unit for requesting information stored on at least one external memory device. The network device also includes a command unit for transmitting a request from the management unit to the external memory device. The command unit maintain at least one counter that is associated with current requests and compares the at least one counter to at least one predefined threshold in order to throttle the management unit when the at least one counter exceeds the at least one threshold. The network device further includes means for aligning information from the at least one external memory device with information transmitted from the command unit to the management unit and for ensuring that aligned information is accurate.

    Abstract translation: 一种网络设备,用于最小化等待时间并纠正与从外部存储设备发送的信息相关联的错误。 网络设备包括用于请求存储在至少一个外部存储设备上的信息的管理单元。 网络设备还包括用于将来自管理单元的请求发送到外部存储设备的命令单元。 命令单元保持与当前请求相关联的至少一个计数器,并将该至少一个计数器与至少一个预定阈值进行比较,以便当该至少一个计数器超过该至少一个阈值时对该管理单元进行调节。 网络设备还包括用于将来自至少一个外部存储器设备的信息与从命令单元发送到管理单元的信息对准并且用于确保对齐信息是准确的装置。

    Total dynamic sharing of a transaction queue
    6.
    发明申请
    Total dynamic sharing of a transaction queue 失效
    事务队列的总动态共享

    公开(公告)号:US20060248242A1

    公开(公告)日:2006-11-02

    申请号:US11258124

    申请日:2005-10-26

    Abstract: A network device for dynamically allocating memory locations to plurality of queues. The network device includes an assigning means for assigning a predefined amount of a temporary memory buffer and a shared memory buffer to each of a plurality of ports and for allocating a fixed allocation of the temporary memory buffer and the shared memory buffer to each of a plurality of queues associated with each port. After each queue has accumulated a predefined portion of data in the temporary memory buffer, the data is transmitted to the shared memory. The means for assigning reduces the shared memory access bandwidth by a predefined amount that is less than a processing bandwidth of a system clock.

    Abstract translation: 一种用于将存储器位置动态地分配给多个队列的网络设备。 网络设备包括分配装置,用于将预定量的临时存储器缓冲器和共享存储器缓冲器分配给多个端口中的每一个,并且用于将临时存储器缓冲器和共享存储器缓冲器的固定分配分配给多个 与每个端口相关联的队列。 在每个队列在临时存储器缓冲器中累积了预定义的数据部分之后,数据被发送到共享存储器。 用于分配的装置将共享存储器访问带宽减小预定义的量小于系统时钟的处理带宽。

    Dynamic sharing of a transaction queue
    7.
    发明授权
    Dynamic sharing of a transaction queue 失效
    动态共享事务队列

    公开(公告)号:US07630306B2

    公开(公告)日:2009-12-08

    申请号:US11060492

    申请日:2005-02-18

    Applicant: Weitong Chuang

    Inventor: Weitong Chuang

    Abstract: A network device for dynamically allocating memory locations to plurality of queues. The network device determines an amount of memory buffers that is associated with a port and assigns a fixed allocation of memory buffers to each of a plurality of queues associated with the port. The network device also shares remaining memory buffers among the plurality of queues, wherein the remaining memory buffers are used by at least one of the plurality of queues after the fixed allocation of memory buffers assigned to the queue is used by the queue. The network device further sets a limit threshold for each of the plurality of queues. The limit threshold determines how much of the remaining memory buffer may be used by each of the plurality of queues. When one of the limit threshold is reached for one of the plurality of queues or all of the remaining buffers are used, a request by the one of the plurality of queues is denied.

    Abstract translation: 一种用于将存储器位置动态地分配给多个队列的网络设备。 网络设备确定与端口相关联的存储器缓冲器的量,并且向与端口相关联的多个队列中的每一个分配固定分配的存储器缓冲器。 网络设备还共享多个队列中的剩余存储器缓冲器,其中,在分配给队列的存储器缓冲器的固定分配之后,剩余存储器缓冲器由多个队列中的至少一个队列使用。 网络设备还为多个队列中的每个队列设置限制阈值。 限制阈值确定多个队列中的每一个可以使用多少剩余的存储器缓冲器。 当达到多个队列中的一个队列的限制阈值之一或者使用所有剩余的缓冲器时,拒绝多个队列之一的请求。

    Dynamic sharing of a transaction queue
    8.
    发明申请
    Dynamic sharing of a transaction queue 失效
    动态共享事务队列

    公开(公告)号:US20060187826A1

    公开(公告)日:2006-08-24

    申请号:US11060492

    申请日:2005-02-18

    Applicant: Weitong Chuang

    Inventor: Weitong Chuang

    Abstract: A network device for dynamically allocating memory locations to plurality of queues. The network device includes means for determining an amount of memory buffers that is associated with a port and means for assigning a fixed allocation of memory buffers to each of a plurality of queues associated with the port. The network device also includes means for sharing remaining memory buffers among the plurality of queues, wherein the remaining memory buffers are used by at least one of the plurality of queues after the fixed allocation of memory buffers assigned to the queue is used by the queue. The network device further includes means for setting a limit threshold for each of the plurality of queues. The limit threshold determines how much of the remaining memory buffer may be used by each of the plurality of queues. When one of the limit threshold is reached for one of the plurality of queues or all of the remaining buffers are used, a request by the one of the plurality of queues is denied.

    Abstract translation: 一种用于将存储器位置动态地分配给多个队列的网络设备。 网络设备包括用于确定与端口相关联的存储器缓冲器的量的装置,以及用于向与该端口相关联的多个队列中的每一个分配固定分配的存储器缓冲器的装置。 网络设备还包括用于共享多个队列中的剩余存储器缓冲器的装置,其中在队列使用分配给队列的存储器缓冲器的固定分配之后,剩余存储器缓冲器由多个队列中的至少一个使用。 网络设备还包括用于为多个队列中的每一个设置限制阈值的装置。 限制阈值确定多个队列中的每一个可以使用多少剩余的存储器缓冲器。 当达到多个队列中的一个队列的限制阈值之一或者使用所有剩余的缓冲器时,拒绝多个队列之一的请求。

    Address transition detection circuit for a semiconductor memory capable
of detecting narrowly spaced address changes
    9.
    发明授权
    Address transition detection circuit for a semiconductor memory capable of detecting narrowly spaced address changes 失效
    用于能够检测窄间隔地址变化的半导体存储器的地址转换检测电路

    公开(公告)号:US5875152A

    公开(公告)日:1999-02-23

    申请号:US751513

    申请日:1996-11-15

    CPC classification number: H03K5/1534 G11C7/22 G11C8/18

    Abstract: The present invention provides a new (ATD) address transition detection circuit for use on an address bus having any number of address lines. An ATD circuit is disclosed which comprises a first and second circuit and an interval timer. The first circuit has a first and second input and an output. The first circuit receives, at the first input, a change signal corresponding to transitions in one or more addresses of an address bus. In response, the output of the first circuit transitions from an initial first state to a second state. The first circuit is also responsive to a reset command at the second input to return the output to the first state. The interval timer has an output coupled to the second input of the first circuit and an input. The interval timer responsive to an initialize command at the input initiates a timed interval and after the timed interval generates the reset command at the output. The second circuit has an output coupled to the input of the interval timer and an input. The second circuit responsive to the change signal at the input generates an initialize command at the output. The circuit provides a second state at the output of the first circuit, for all including the last received in a series of change signals. This assures that all address transitions have been detected before a memory access is allowed.

    Abstract translation: 本发明提供一种新的(ATD)地址转换检测电路,用于具有任意数量的地址线的地址总线。 公开了一种包括第一和第二电路和间隔定时器的ATD电路。 第一电路具有第一和第二输入和输出。 第一电路在第一输入端接收对应于地址总线的一个或多个地址中的转变的改变信号。 作为响应,第一电路的输出从初始第一状态转变到第二状态。 第一电路还响应于第二输入端的复位命令将输出返回到第一状态。 间隔定时器具有耦合到第一电路的第二输入和输入的输出。 响应于输入的初始化命令的间隔定时器启动定时间隔,并且在定时间隔之后在输出端产生复位命令。 第二电路具有耦合到间隔定时器和输入的输入的输出。 响应于输入端的变化信号的第二电路在输出端产生初始化命令。 该电路在第一电路的输出处提供第二状态,包括在一系列变化信号中最后接收的信号。 这确保在允许存储器访问之前已经检测到所有地址转换。

    Compression of datagram distribution information
    10.
    发明授权
    Compression of datagram distribution information 有权
    压缩数据报发布信息

    公开(公告)号:US07953086B2

    公开(公告)日:2011-05-31

    申请号:US12399618

    申请日:2009-03-06

    CPC classification number: H04L12/4641 H04L49/20 H04L49/25

    Abstract: A first set of instructions associated with an egress of a datagram may be determined, the first set of instructions identifying a first subset of a second set of instructions, the first subset including multiple individual network identifiers identifying which network portion to transmit a replication of the datagram. Which one of the multiple individual network identifiers corresponds to the datagram may be determined from the first subset of the second set of instructions and may be based on the egress of the datagram, wherein each network identifier corresponds to a different egress. The replication of the datagram may be provided to the egress of the determined network identifier for transmission to the network portion as identified by the determined network identifier corresponding to the datagram.

    Abstract translation: 可以确定与数据报的出口相关联的第一组指令,所述第一组指令标识第二组指令的第一子集,所述第一子集包括多个单独的网络标识符,其识别哪个网络部分发送 数据报 可以从第二组指令的第一子集确定与数据报相对应的多个单独网络标识符中的哪一个,并且可以基于数据报的出口,其中每个网络标识符对应于不同的出口。 数据报的复制可以被提供给所确定的网络标识符的出口,用于传输到网络部分,如由确定的与数据报相对应的网络标识符所标识的。

Patent Agency Ranking