公开(公告)号：US09405871B1

公开(公告)日：2016-08-02

申请号：US14562359

申请日：2014-12-05

Applicant: Xilinx, Inc.

Inventor： Nagaraj Savithri ,  Vinod K. Nakkala ,  Atul Srinivasan ,  Sudip K. Nag

IPC: G06F17/50

CPC classification number: G06F17/5031 ,  G06F17/5081

Abstract: Determining delays of paths in a circuit design includes determining whether or not each path of the plurality of paths matches a path definition of a plurality of path definitions in a path database. For each path that matches a path definition, a first path delay value associated with the matching path definition is read from the path database and associated with the matching path of the circuit design. For each path that does not match any of the path definitions, respective element delay values of elements of the path are read from an element database. A second path delay value of the non-matching path is computed as a function of the respective element delay values, and the second path delay value is associated with the path. The first and second path delay values are output along with information indicating the associated paths.

Abstract translation: 确定电路设计中的路径的延迟包括确定多个路径中的每个路径是否与路径数据库中的多个路径定义的路径定义相匹配。 对于与路径定义匹配的每个路径，从路径数据库读取与匹配路径定义相关联的第一路径延迟值，并与电路设计的匹配路径相关联。 对于不匹配任何路径定义的每个路径，从元素数据库读取路径元素的相应元素延迟值。 根据相应的元件延迟值计算非匹配路径的第二路径延迟值，并且第二路径延迟值与路径相关联。 第一和第二路径延迟值与指示相关联的路径的信息一起被输出。

公开(公告)号：US09842187B1

公开(公告)日：2017-12-12

申请号：US15082993

申请日：2016-03-28

Applicant: Xilinx, Inc.

Inventor： Jindrich Zejda ,  Atul Srinivasan ,  Ilya K. Ganusov ,  Walter A. Manaker, Jr. ,  Benjamin S. Devlin ,  Satish B. Sivaswamy

IPC: G06F17/50

CPC classification number: G06F17/5081 ,  G06F17/5054 ,  G06F2217/84

Abstract: Approaches for processing a circuit design include determining pin slack values for pins of the circuit elements in the circuit design. A processor selects a subset of endpoints based on pin slack values of the endpoints being in a critical slack range and determines startpoints of the circuit design that are in respective critical fanin cones. For each endpoint of the subset, the processor determines an arrival time from each startpoint in the respective critical fanin cone and determines for each startpoint-endpoint pair, a respective set of constraint values as a function of the respective arrival time from the startpoint. The processor generates a graph in the memory circuit from the startpoint-endpoint pairs. First nodes in the graph represent the startpoints and second nodes in the graph represent the endpoints, and values in the respective set of constraint values are associated with edges that connect the nodes.

公开(公告)号：US10162916B1

公开(公告)日：2018-12-25

申请号：US15433766

申请日：2017-02-15

Applicant: Xilinx, Inc.

Inventor： Usha Narasimha ,  Atul Srinivasan ,  Nagaraj Savithri

IPC: G06F17/50 ,  G06F17/11

Abstract: Disclosed approaches for processing a circuit design targeted to a programmable integrated circuit (IC) include inputting the circuit design to a programmed processor. Each path of the circuit design specifies a plurality of circuit elements of the programmable IC. For each circuit element specified in a path of the plurality of paths the processor looks up in a memory a mean delay associated with the circuit element, looks up a sigma factor associated with the circuit element, and looks up a delta factor associated with the circuit element. The processor determines a delay of the path as a function of the mean delay, sigma factor, and delta factor of each circuit element in the path.

公开(公告)号：US09864830B1

公开(公告)日：2018-01-09

申请号：US15040814

申请日：2016-02-10

Applicant: Xilinx, Inc.

Inventor： Pradip K. Jha ,  Atul Srinivasan ,  Steven Banks ,  Nicholas A. Mezei

IPC: G06F17/50

CPC classification number: G06F17/5081 ,  G06F17/5072 ,  G06F17/5077

Abstract: Methods and systems are disclosed for placement and routing of a circuit design. A set of timing constraints is retrieved that specifies timing for objects included in a first shell circuit design configured to provide an interface for communication between the circuit design and the set of dedicated hardware resources on an IC. One or more objects of the first shell circuit design that do not affect timing of the circuit design are identified and removed from the first shell circuit design to produce a second shell circuit design. The circuit design is placed and routed according to timing constraints specified for objects of the first shell circuit design that are included in the second shell circuit design. The placed and routed circuit design is stored in a memory circuit.