摘要:
Television images to be digitally recorded are divided into blocks and the discrete cosine transform DCT of each block is taken. The DC coefficient of each DCT block is scalar-quantized, and its AC coefficients are classified-vector-quantized (CVQ). The square of the value that part or all the AC coefficients among horizontal AC coefficients including a first AC coefficient and vertical AC coefficients including a second AC coefficient, according to the zigzag scanning sequence of DCT block, are subtracted from a representative value of a preset reference class. Using a multilevel compression method, lowest level codes are vector-partitioned by P-units at equal intervals with respect to each classified DCT block, and code books of representative vectors corresponding to the partitioned vectors are provided. Indices of corresponding representative vectors in respective code books and the classified codes are taken as encoding data corresponding to AC coefficients to keep a constant number of bits in the lowest level codes. Then, errors created in a preceding level are corrected. Code books of S-units of representative vectors corresponding to the errors are provided again, and corresponding indices and parity data in the respective code books are provided. Here, codes are output in which an image is more compactly compressed in lower levels, and higher levels have more elaborate picture quality. During tape recording, the codes descriptive of the scalar quantized DC term, the classification of the AC terms and the lowest-level vector-quantization index for each successive DCT block are grouped together for recording in a respective one of regularly spaced equal-length segments of the recording tracks. Decoding is performed in the reverse sequence of encoding. During a high speed search, only lowest level codes having a constant number of bits are decoded regardless of the complexity of the picture, so that picture quality is good enough to discern the nature of the images.
摘要:
Provided is an internal voltage generator for preventing an occurrence of leakage current while a charge pumping is not performed. The internal voltage generator includes: a charge pumping unit for pumping an external voltage to generate a high voltage higher than the external voltage; a level detecting unit for detecting a level drop of the high voltage with respect to a reference voltage and outputting a detection signal; an oscillating unit for generating an oscillation signal in response to the detection signal; a pumping control signal generating unit for controlling a driving of the charge pumping unit in response to the oscillation signal; and a charge pump controlling unit for precharging the charge pumping unit in response to the detection signal.
摘要:
The present invention provides a power voltage supplier for stably supplying a noise-free power voltage without increasing a size of a reservoir capacitor by employing a sharing scheme of the reservoir capacitor. The power voltage supplier of a semiconductor memory device includes: a first power voltage supply line for supplying a first power voltage; a second power voltage supply line for supplying a second power voltage; a first reservoir capacitor for supplying the first and the second power voltages stably; and a reservoir capacitor controller for selectively connecting the first reservoir capacitor to the first power voltage supply line or the second power voltage supply line.
摘要:
The present invention provides a power voltage supplier for stably supplying a noise-free power voltage without increasing a size of a reservoir capacitor by employing a sharing scheme of the reservoir capacitor. The power voltage supplier of a semiconductor memory device includes: a first power voltage supply line for supplying a first power voltage; a second power voltage supply line for supplying a second power voltage; a first reservoir capacitor for supplying the first and the second power voltages stably; and a reservoir capacitor controller for selectively connecting the first reservoir capacitor to the first power voltage supply line or the second power voltage supply line.
摘要:
A sliding-type portable terminal is provided. The portable terminal includes a first housing, a first guide member fixed to the first housing, a slide member coupled to the first guide member while facing the first guide member, the slide member being adapted to slide in a first direction under guidance of the first guide member, a second guide member fixed to the slide member, a second housing having a guide recess extending in a second direction so as to receive the second guide member, the second housing being coupled to the second guide member so as to slide in the second direction under guidance of the second guide member and an elastic member having a first end supported on the first guide member and a second end supported on the second housing so as to provide elastic force in such a direction that the first and second ends move away from each other. The sliding-type portable terminal is adapted for convenient use of not only mobile communication services, but also multimedia services.
摘要:
A portable terminal includes a first housing, a second housing, and a sliding module. The second housing is slidably connected to the first housing such that the second housing slides longitudinally on the first housing to open or close a face of the first housing. The sliding module is interposed between the first housing and the second housing to slidably combine the second housing to the first housing. The sliding module includes a pair of guide rods and a guide plate. The guide rods are mounted spaced apart on the rear face of the second housing along a sliding direction of the second housing. The guide plate is fixed to a face of the first housing. The guide plate is slidably connected to the guide rods.
摘要:
The present invention is related to a negative voltage generating circuit for reliably providing the semiconductor integrated circuit (IC) with a negative voltage. An electric charge pumping device generates a negative voltage by pumping an electric charge to a predetermined level supplied to one of a first node and a second node. A controlling device provides first and second pumping clock signal being clocked alternately every predetermined interval in response to a level of the negative voltage. A pumping controller controls an amount of electric charge supplied to the first node and the second node in response to the first and second pumping clock signals. Further, a reset controller resets the first node and the second node of the electric charge pumping means as the level of the negative voltage when the first and second pumping clock signals are inactivated.
摘要:
A resonant structure is provided, including a first terminal, a second terminal which faces the first terminal, a wire unit which connects the first terminal and the second terminal, a third terminal which is spaced apart at a certain distance from the wire unit and which resonates the wire unit, and a potential barrier unit which is formed on the wire unit and which provides a negative resistance component. Accordingly, transduction efficiency can be enhanced.
摘要:
A semiconductor memory device including a fuse control circuit for providing with a plurality of fail word line addresses written in its own circuit in advance and outputting a redundancy signal representing that an input address is the same as one of the fail word line addresses, and a normal word line interruption signal, a redundancy word line controller for inputting the redundancy signal and activating a designated redundancy word line; and a normal word line controller, for activating a word line corresponding to the input word line address, which is operated or interrupted in response to the normal word line interruption signal, wherein the normal word line interruption signal has a first logic state (logic low) at a pre-charge interval or when a same address as one of the fail word line addresses is inputted, and has a second logic state (logic high) when a normal address is inputted, and the redundancy signal has a first logic state (logic low) when a same address as one of the fail word line addresses is inputted, and a second logic state (logic high) at the pre-charge interval or when an address different from the fail word line addresses is inputted.
摘要:
A semiconductor memory device reduces power consumption with maintaining quality of an internal power voltage and a core voltage. The semiconductor memory device reduces power consumption with sufficiently maintaining a core voltage during precharge. The semiconductor memory device includes a command decoder receiving external control signals to output an active signal and a precharge signal, an internal power voltage generation controlling unit receiving the active signal and the precharge signal for activating an internal power voltage active signal for a predetermined time, a core voltage generation controlling unit receiving the active signal, the precharge signal and the internal power voltage active signal for activating a core voltage active signal for a predetermined time, an internal power voltage generating unit for generating an internal power voltage during the activation period of the internal power voltage active signal; and a core voltage generating unit for generating a core voltage during the activation period of the core voltage active signal.