中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

9 records (took 0.012 seconds)

    Driving circuit to generate a signal pulse for operating a light-emitting diode
    1.
    发明授权
    Driving circuit to generate a signal pulse for operating a light-emitting diode 有权

    公开(公告)号：US11294055B2

    公开(公告)日：2022-04-05

    申请号：US16313313

    申请日：2017-06-09

    Applicant: ams AG

    Inventor： Manfred Lueger

    IPC: H05B47/10 ,  G01S17/10 ,  G01S7/484 ,  H05B45/32 ,  H03K3/57

    Abstract: A driving circuit (10) to generate a signal pulse for operating a light-emitting diode (20) comprises an external terminal (LEDK, LEDA) to connect the light-emitting diode (20) to the driving circuit (10). In a first operating state/pre-charge state of the driving circuit (10), a first controllable switching circuit (100) connects a first side (301) of a capacitor (300) to a reference potential (Vref) and a second controllable switch (200) connects a second side (302) of the capacitor (300) to one of a supply and ground potential (VDD, VSS). In a second operating state of the driving circuit (10), the first controllable switching circuit (100) connects the first side (301) of the capacitor (300) to said one of the supply and ground potential (VDD, VSS) and the second controllable switch (200) connects the second side (302) of the capacitor (300) to the external terminal (LEDK, LEDA) to provide a signal pulse for operating the light emitting diode.

    Voltage Converter and Method for Voltage Conversion
    2.
    发明申请
    Voltage Converter and Method for Voltage Conversion 审中-公开

    公开(公告)号：US20190341846A1

    公开(公告)日：2019-11-07

    申请号：US16478758

    申请日：2018-01-26

    Applicant: ams AG

    Inventor： Herbert Lenhard ,  Manfred Lueger

    IPC: H02M3/07

    Abstract: A voltage converter comprises a first to a third capacitor (11-13), a supply terminal (16), a first and a second clock terminal (21, 22) and a transfer arrangement (15). A first electrode of the first capacitor (11) is connected to the first clock terminal (21) and a second electrode of the first capacitor (11) is connected to a first node (23) of the transfer arrangement (15). A first electrode of the second capacitor (12) is connected to the second clock terminal (22) and a second electrode of the second capacitor (12) is connected to a second node (24) of the transfer arrangement (15). A first electrode of the third capacitor (13) is permanently and directly connected to the second electrode of the first capacitor (11) and a second electrode of the third capacitor (13) is connected to a third node (25) of the transfer arrangement (15).

    CIRCUIT FOR DC-DC CONVERSION WITH CURRENT LIMITATION
    5.
    发明申请
    CIRCUIT FOR DC-DC CONVERSION WITH CURRENT LIMITATION 有权
    具有电流限制的DC-DC转换电路

    公开(公告)号：US20140285174A1

    公开(公告)日：2014-09-25

    申请号：US14356587

    申请日：2012-10-19

    Applicant: ams AG

    Inventor： Thomas Jessenig ,  Manfred Lueger ,  Christian Halper ,  Peter Bliem

    IPC: H02M3/156

    CPC classification number: H02M3/156 ,  H02M1/32 ,  H02M3/158 ,  H02M3/1588 ,  H02M2001/0019

    Abstract: A circuit for DC-DC conversion with current limitation comprises a DC-DC converter (100) with a coil (110) and a controllable switch (120) that can be switched into a low-impedance and a high-impedance state, and a current limiter (300a, 300b) for generating a control signal (IOC) for controlling the state of the controllable switch in the DC-DC converter (100). The current limiter (300a, 300b) is constructed such that the current (IL) through the coil at which the current limitation takes place is nearly independent of the ratio of the on-times and off-times of the controllable switch in the DC-DC converter (100).

    Abstract translation: 具有电流限制的用于DC-DC转换的电路包括具有线圈（110）和可切换到低阻抗和高阻抗状态的可控开关（120）的DC-DC转换器（100），以及 用于产生用于控制DC-DC转换器（100）中的可控开关的状态的控制信号（IOC）的限流器（300a，300b）。 电流限制器（300a，300b）被构造成使得通过发生电流限制的线圈的电流（IL）几乎不受直流电中的可控开关的接通时间和关断时间的比率的影响， DC转换器（100）。

    METHOD FOR CALIBRATING A TIME-OF-FLIGHT SYSTEM AND TIME-OF-FLIGHT SYSTEM
    7.
    发明申请
    METHOD FOR CALIBRATING A TIME-OF-FLIGHT SYSTEM AND TIME-OF-FLIGHT SYSTEM 审中-公开

    公开(公告)号：US20200271765A1

    公开(公告)日：2020-08-27

    申请号：US16648462

    申请日：2018-09-21

    Applicant: ams AG

    Inventor： Kerry Glover ,  Manfred Lueger ,  Robert Kappel ,  Christian Mautner ,  Mario Manninger

    IPC: G01S7/497 ,  G01S7/487

    Abstract: A method is presented for calibrating a time-of-flight system having a time-of-flight sensor located behind a cover plate. The method involves emitting a plurality of sending pulses of light in response to respective trigger pulses of a control signal and detecting received pulses of light. Respective difference values are determined which are representative of a time period between one of the sending pulses and one of the received pulses. The difference values are accumulated into a number of bins of at least one histogram. The method further involves recording at least one crosstalk response in the histogram within a predetermined range of bins, and calibrating the histogram using the recorded crosstalk response. Finally, an output signal is generated which is indicative of a time-of-flight based on an evaluation of the calibrated histogram.

    Voltage converter and method for voltage conversion
    8.
    发明授权
    Voltage converter and method for voltage conversion 有权

    公开(公告)号：US10972004B2

    公开(公告)日：2021-04-06

    申请号：US16478758

    申请日：2018-01-26

    Applicant: ams AG

    Inventor： Herbert Lenhard ,  Manfred Lueger

    IPC: H02M3/07

    Abstract: A voltage converter includes a first to a third capacitor, a supply terminal, a first and a second clock terminal and a transfer arrangement, wherein a first electrode of the first capacitor is connected to the first clock terminal and a second electrode of the first capacitor is connected to a first node of the transfer arrangement, wherein a first electrode of the second capacitor is connected to the second clock terminal and a second electrode of the second capacitor is connected to a second node of the transfer arrangement, and wherein a first electrode of the third capacitor is permanently and directly connected to the second electrode of the first capacitor and a second electrode of the third capacitor is connected to a third node of the transfer arrangement.

Patent Agency Ranking