公开(公告)号：US20190165996A1

公开(公告)日：2019-05-30

申请号：US15822521

申请日：2017-11-27

Applicant: dSPACE digital signal processing and control engineering GmbH

Inventor： Matthias KLEMM ,  Heiko KALTE ,  Robert POLNAU ,  Thorsten BREHM ,  Jochen SAUER ,  Hans-Juergen MIKS ,  Robert LEINFELLNER ,  Ruediger KRAFT ,  Magnus ASPLUND ,  Matthias SCHMITZ

IPC: H04L12/24 ,  G06F9/54 ,  G06F13/42 ,  H04L29/08 ,  H04L12/18

Abstract: A method for operating a real-time-capable simulation network having multiple network nodes for computing a simulation model. The network nodes are connected to one another via a serial data bus, and the network nodes exchange data via data bus messages. At least one event-driven task of the simulation model is implemented on a first network node, and a nondeterministic triggering event is detected by a second network node. The second network node communicates the detected triggering event to the first network node and the first network node computes the event-driven task. A fast response time is achieved by the means that a detection signal is sent from the second network node in the form of a multicast data bus message or a broadcast data bus message to multiple network nodes of the simulation network or to all network nodes of the simulation network over the serial data bus.

公开(公告)号：US20160335101A1

公开(公告)日：2016-11-17

申请号：US15151746

申请日：2016-05-11

Applicant: dSPACE digital signal processing and control engineering GmbH

Inventor： Jochen SAUER ,  Robert LEINFELLNER ,  Matthias KLEMM ,  Thorsten BREHM ,  Robert POLNAU ,  Matthias SCHMITZ

IPC: G06F9/445 ,  G06F15/78 ,  G11C8/18 ,  G06F13/40

CPC classification number: G06F13/102 ,  G06F9/4411 ,  G06F9/44505 ,  G06F13/126 ,  G06F13/20 ,  G06F13/385 ,  G06F13/4022 ,  G06F13/4068 ,  G06F13/4072 ,  G06F15/7885 ,  G11C8/18

Abstract: A method for configuring an interface unit of a computer system with a first processor and a second processor stored in the interface unit. A data link is set up between the first processor and the second processor. A peripheral of the computer system is configured to store input data in an input data channel and to read output data from an output data channel, and the second processor is configured to read the input data from the input data channel and to store output data in the output data channel. A sequence of processor commands for the second processor is created such that a number of subsequences is created.

Abstract translation: 一种用于配置具有存储在接口单元中的第一处理器和第二处理器的计算机系统的接口单元的方法。 在第一处理器和第二处理器之间建立数据链路。 计算机系统的外围设备被配置为将输入数据存储在输入数据通道中并从输出数据通道读取输出数据，并且第二处理器被配置为从输入数据通道读取输入数据并将输出数据存储在 输出数据通道。 创建用于第二处理器的处理器命令的序列，使得创建多个子序列。

公开(公告)号：US20140236560A1

公开(公告)日：2014-08-21

申请号：US14185969

申请日：2014-02-21

Applicant: dSPACE digital signal processing and control engineering GmbH

Inventor： Thorsten BREHM ,  Susanne KOEHL ,  Juergen PAULE ,  Juergen KLAHOLD ,  Claus DIENER

IPC: G06F17/50

CPC classification number: G06F17/5009 ,  G06F11/2289

Abstract: A method for performing an inventory of the hardware components connected to a control unit test system, wherein control units can be tested with the test system in an environment simulated by the test system by means of a model, and wherein the test system comprises at least one computer) and hardware components that are connected to one another by means of at least one network. For at least a portion of the hardware components, in particular of all simulation-specific hardware components, at least one item of component information that uniquely and digitally identifies the hardware component is read therefrom, and all identifying component information that has been read out is stored.

Abstract translation: 一种用于执行连接到控制单元测试系统的硬件组件的清单的方法，其中可以在由测试系统通过模型模拟的环境中用测试系统测试控制单元，并且其中测试系统至少包括 一个计算机）和通过至少一个网络彼此连接的硬件组件。 对于硬件组件的至少一部分，特别是所有特定于仿真的硬件组件的至少一部分，从其中读取唯一地和数字地识别硬件组件的至少一个组件信息项，并且已经读出的所有标识组件信息是 存储。

公开(公告)号：US20160335203A1

公开(公告)日：2016-11-17

申请号：US15151767

申请日：2016-05-11

Applicant: dSPACE digital signal processing and control engineering GmbH

Inventor： Jochen SAUER ,  Robert LEINFELLNER ,  Matthias KLEMM ,  Thorsten BREHM ,  Robert POLNAU ,  Matthias SCHMITZ

IPC: G06F13/10 ,  G06F13/40 ,  G06F13/20

CPC classification number: G06F13/102 ,  G06F9/4411 ,  G06F9/44505 ,  G06F13/126 ,  G06F13/20 ,  G06F13/385 ,  G06F13/4022 ,  G06F13/4068 ,  G06F13/4072 ,  G06F15/7885 ,  G11C8/18

Abstract: An interface unit for data exchange between a first processor of a computer system and a peripheral environment. The interface unit has a number of input data channels for receiving input data from the peripheral environment and a first access management unit. The access management unit is configured to receive a request for providing the input data, stored in the number of input data channels, from a first interface processor stored in the interface unit and from a second interface processor stored in the interface unit and to provide or not to provide the input data, stored in the number of input data channels, to the first interface processor and the second interface processor. A first priority and a second priority can be stored in the first access management unit.

Abstract translation: 一种用于在计算机系统的第一处理器和外围环境之间进行数据交换的接口单元。 接口单元具有用于从外围环境接收输入数据的多个输入数据通道和第一访问管理单元。 访问管理单元被配置为从存储在接口单元中的第一接口处理器和存储在接口单元中的第二接口处理器接收提供存储在输入数据通道数量中的输入数据的请求，并且提供或 不将存储在输入数据通道中的输入数据提供给第一接口处理器和第二接口处理器。 第一优先级和第二优先级可以存储在第一访问管理单元中。