SIGNAL CONTROL FOR SEGMENTED MODULATORS
    2.
    发明申请

    公开(公告)号:US20190235345A1

    公开(公告)日:2019-08-01

    申请号:US15768893

    申请日:2015-10-27

    Applicant: Nan Qi Cheung Li

    Inventor: Nan Qi Cheung Li

    Abstract: In example implementations, an apparatus includes a serializer, a re-timing buffer coupled to the serializer, and a plurality of segments coupled to the re-timing buffer. The plurality of segments may be used for controlling a timing of an electrical signal. Each one of the plurality of segments may include a segment serializer, a timing control coupled to the segment serializer and a driver coupled to the timing control. In addition, a phase clock may be coupled to the segment serializer and the timing control of each one of the plurality of segments.

    Method And System For A Distributed Optical Transmitter With Local Domain Splitting

    公开(公告)号:US20180109323A9

    公开(公告)日:2018-04-19

    申请号:US14997935

    申请日:2016-01-18

    Applicant: Luxtera, Inc.

    CPC classification number: H04B10/516 H04B10/5055 H04B10/524 H04B10/541

    Abstract: Methods and systems for a distributed optical transmitter with local domain splitting is disclosed and may include, in an optical modulator integrated in a silicon photonics chip: receiving electrical signals, communicating the electrical signals to domain splitters along a length of waveguides of the optical modulator utilizing one or more delay lines, generating electrical signals in voltage domains utilizing the domain splitters, modulating received optical signals in the waveguides of the optical modulator by driving diodes with the electrical signals generated in the voltage domains, and generating a modulated output signal through interference of the modulated optical signal in the waveguides of the optical modulator. The delay lines may comprise one delay element per domain splitter, or may comprise a delay element per domain splitter for a first subset of the domain splitters and more than one delay element per domain splitter for a second subset of the domain splitters.

    Optical Communication System
    5.
    发明申请

    公开(公告)号:US20170195056A1

    公开(公告)日:2017-07-06

    申请号:US15467452

    申请日:2017-03-23

    CPC classification number: H04B10/5055 H04B10/5561

    Abstract: A transmitter is provided that transmits data in either a “quasi-DP-BPSK” (“QDP”) mode or in a DP-QPSK mode. In the QDP mode, data bits are transmitted as changes in phase between first and second phase states along a first axis or as changes in phase between third and fourth phase states along a second axis in the IQ plane. A sequence bit identifies which axis carries the data bit. The sequence bit is one of a series of sequence bits that may be generated by a pseudo-random number generator. The series of sequence bits can be relatively long to permit sufficiently random changes in the axis that carries the data. Thus, unlike conventional BPSK, in which data is transmitted between phase states along a single axis, the present disclosure provides an apparatus and related method for randomly selecting one of two axes, for example, for each transmitted bit.

    High speed signal generator
    7.
    发明授权

    公开(公告)号:US09654220B2

    公开(公告)日:2017-05-16

    申请号:US14846848

    申请日:2015-09-07

    CPC classification number: H04B10/516 H04B10/5055 H04L27/2627

    Abstract: A high-speed signal generator. A digital signal processing (DSP) block generates a set of N (where N is an integer and N≧2) parallel digital sub-band signals, each digital sub-band signal having frequency components within a spectral range between 0 Hz and ±Fs/2. A respective Digital-to-Analog Converter (DAC) processes each digital sub-band signal to generate a corresponding analog sub-band signal, each DAC having a sample rate of Fs. A combiner combines the analog sub-band signals to generate an output analog signal having frequency components within a spectral range between 0 Hz and ±NFs/2.

    Linearized optical digital-to-analog modulator
    8.
    发明授权
    Linearized optical digital-to-analog modulator 有权
    线性化光数字到模拟调制器

    公开(公告)号:US09479191B2

    公开(公告)日:2016-10-25

    申请号:US14922165

    申请日:2015-10-25

    Abstract: A system for converting digital data into a modulated optical signal, comprises an electrically controllable device having M actuating electrodes. The device provides an optical signal that is modulated in response to binary voltages applied to the actuating electrodes. The system also comprises a digital-to-digital converter that provides a mapping of input data words to binary actuation vectors of M bits and supplies the binary actuation vectors as M bits of binary actuation voltages to the M actuating electrodes, where M is larger than the number of bits in each input data word. The digital-to-digital converter is enabled to map each digital input data word to a binary actuation vector by selecting a binary actuation vector from a subset of binary actuation vectors available to represent each of the input data words.

    Abstract translation: 用于将数字数据转换成调制光信号的系统包括具有M个致动电极的电可控制装置。 该装置提供响应于施加到致动电极的二进制电压而调制的光信号。 该系统还包括数字 - 数字转换器,其将输入数据字映射到M位的二进制驱动矢量,并将二进制驱动矢量作为M位二进制驱动电压提供给M个致动电极,其中M大于 每个输入数据字中的位数。 数字 - 数字转换器能够通过从可用于表示每个输入数据字的二进制驱动矢量的子集中选择二进制驱动矢量来将每个数字输入数据字映射到二进制驱动矢量。

    Linear dispersion polarization-time codes and equalization in polarization multiplexed coherent optical system
    9.
    发明授权
    Linear dispersion polarization-time codes and equalization in polarization multiplexed coherent optical system 有权
    线性色散偏振时间码和偏振复用相干光学系统中的均衡

    公开(公告)号:US09438371B2

    公开(公告)日:2016-09-06

    申请号:US14959918

    申请日:2015-12-04

    Abstract: A method of optical communication comprising encoding four modulated symbols to generate four encoded symbols in two orthogonal polarizations and transmitting the four encoded symbols in two successive time slots. An optical communication apparatus comprising a processor configured to receive two sequences of digital symbols in a plurality of time slots, wherein the two sequences correspond to two components of two orthogonal polarizations, wherein one digital symbol per polarization is received in each of the plurality of time slots, divide each of the two sequences into a plurality of groups using a modulo operation of time, wherein each group comprises two digital symbols received in two consecutive time slots, and adaptively equalize the four digital symbols of the two consecutive time slots using a 4×4 matrix to generate four modulated symbols, wherein the 4×4 matrix comprises 16 tap-vectors.

    Abstract translation: 一种光通信方法,包括编码四个调制符号以在两个正交偏振中产生四个编码符号,并在两个连续的时隙中发送四个编码符号。 一种光通信设备,包括被配置为在多个时隙中接收两个数字符号序列的处理器,其中两个序列对应于两个正交偏振的两个分量,其中在多个时间的每一个中接收每个极化的一个数字符号 时隙,使用时间的模运算将两个序列中的每一个划分为多个组,其中每个组包括在两个连续时隙中接收的两个数字符号,并且使用4个时隙自适应地均衡两个连续时隙的四个数字符号 ×4矩阵以生成四个调制符号,其中4×4矩阵包括16个抽头矢量。

    High speed signal generator
    10.
    发明授权
    High speed signal generator 有权
    高速信号发生器

    公开(公告)号:US09130678B2

    公开(公告)日:2015-09-08

    申请号:US14102856

    申请日:2013-12-11

    CPC classification number: H04B10/516 H04B10/5055 H04L27/2627

    Abstract: A high-speed signal generator. A digital signal processing (DSP) block generates a set of N (where N is an integer and N≧2) parallel digital sub-band signals, each digital sub-band signal having frequency components within a spectral range between 0 Hz and ±Fs/2, where Fs is a sample rate of the digital sub-band signals. A respective Digital-to-Analog Converter (DAC) processes each digital sub-band signal to generate a corresponding analog sub-band signal, each DAC having a sample rate of Fs/2. A combiner combines the analog sub-band signals to generate an output analog signal having frequency components within a spectral range between 0 Hz and ±NFs/2.

    Abstract translation: 高速信号发生器。 数字信号处理(DSP)块产生一组N(其中N是整数且N≥2)并行数字子带信号,每个数字子带信号具有在0Hz和±Fs之间的频谱范围内的频率分量 / 2,其中Fs是数字子带信号的采样率。 相应的数模转换器(DAC)处理每个数字子带信号以产生对应的模拟子带信号,每个DAC具有采样率Fs / 2。 组合器组合模拟子带信号以产生具有在0Hz和±NFs / 2之间的频谱范围内的频率分量的输出模拟信号。

Patent Agency Ranking