REDUCING REGISTRATION ERROR OF FRONT AND BACK WAFER SURFACES UTILIZING A SEE-THROUGH CALIBRATION WAFER
    1.
    发明申请
    REDUCING REGISTRATION ERROR OF FRONT AND BACK WAFER SURFACES UTILIZING A SEE-THROUGH CALIBRATION WAFER 审中-公开
    使用透彻的校准波形减少正面和背面表面的注册错误

    公开(公告)号:WO2014165414A1

    公开(公告)日:2014-10-09

    申请号:PCT/US2014/032261

    申请日:2014-03-28

    Abstract: A calibration wafer and a method for calibrating an interferometer system are disclosed. The calibration method includes: determining locations of the holes defined in the calibration wafer based on two opposite intensity frame; comparing the locations of the holes against the locations measured utilizing an external measurement device; adjusting a first optical magnification or a second optical magnification at least partially based on the comparison result; defining a distortion map for each of the first and second intensity frames based on the comparison of the locations of the holes; generating an extended distortion map for each of the first and second intensity frames by map fitting the distortion map; and utilizing the extended distortion map for each of the first and second intensity frames to reduce at least one of: a registration error or an optical distortion in a subsequent measurement process.

    Abstract translation: 公开了一种用于校准干涉仪系统的校准晶片和方法。 校准方法包括:基于两个相对强度的帧确定校准晶片中限定的孔的位置; 比较孔的位置与使用外部测量装置测量的位置; 至少部分地基于比较结果调整第一光学倍率或第二光学倍率; 基于孔的位置的比较来定义第一和第二强度帧中的每一个的失真图; 通过映射拟合失真图来生成第一和第二强度帧中的每一个的扩展失真图; 以及利用所述第一和第二强度帧中的每一个的所述扩展失真图来减少随后测量过程中的注册误差或光学失真中的至少一个。

    METHOD AND APPARATUS FOR MEASURING SHAPE OR THICKNESS INFORMATION OF A SUBSTRATE
    2.
    发明申请
    METHOD AND APPARATUS FOR MEASURING SHAPE OR THICKNESS INFORMATION OF A SUBSTRATE 审中-公开
    用于测量基片的形状或厚度信息的方法和设备

    公开(公告)号:WO2010096387A2

    公开(公告)日:2010-08-26

    申请号:PCT/US2010/024305

    申请日:2010-02-16

    Abstract: An interferometer system and method may be used to measure substrate thickness or shape. The system may include two spaced apart reference flats having that form an optical cavity between two parallel reference surfaces. A substrate holder may be configured to place the substrate in the cavity with first and second substrate surfaces substantially parallel with corresponding first and second reference surfaces such that a space between the first or second substrate surface is three millimeters or less from a corresponding one of the reference surfaces or a damping surface. Interferometer devices may be located on diametrically opposite sides of the cavity and optically coupled thereto. The interferometers can map variations in spacing between the substrate surfaces and the reference surfaces, respectively, through interference of light optically coupled to and from to the cavity via the interferometer devices.

    Abstract translation: 可以使用干涉仪系统和方法来测量衬底厚度或形状。 该系统可以包括两个间隔开的参考平面,其具有在两个平行参考表面之间形成光学腔。 衬底保持器可以被构造成将衬底放置在具有基本上平行于对应的第一和第二参考表面的第一和第二衬底表面的空腔中,使得第一或第二衬底表面之间的间隔距相应的一个第三和第二衬底表面 参考表面或阻尼表面。 干涉仪装置可位于空腔的径向相对侧并与其光学耦合。 干涉仪可以分别通过干涉仪装置通过光学耦合到腔体和从腔体发射到腔体的光的干涉来映射衬底表面和参考表面之间的间隔的变化。

    METHOD AND APPARATUS FOR MEASURING SHAPE AND THICKNESS VARIATION OF A WAFER
    4.
    发明申请
    METHOD AND APPARATUS FOR MEASURING SHAPE AND THICKNESS VARIATION OF A WAFER 审中-公开
    用于测量波形的形状和厚度变化的方法和装置

    公开(公告)号:WO2013109733A1

    公开(公告)日:2013-07-25

    申请号:PCT/US2013/021912

    申请日:2013-01-17

    Inventor: TANG, Shouhong

    Abstract: The invention provides a new dual-sided Moir wafer analysis system that integrates wafer flatness measurement capability with wafer surface defect detection capability. The invention may be, but is not necessarily, embodied in methods and systems for simultaneously applying phase shifting reflective Moir wafer analysis to the front and back sides of a silicon wafer and comparing or combining the front and back side height maps. This allows wafer surface height for each side of the wafer, thickness variation map, surface nanotopography, shape, flatness, and edge map to be determined with a dual-sided fringe acquisition process. The invention also improves the dynamic range of wafer analysis to measure wafers with large bows and extends the measurement area closer to the wafer edge.

    Abstract translation: 本发明提供了一种新的双面Moir晶片分析系统,其将晶片平坦度测量能力与晶片表面缺陷检测能力相结合。 本发明可以但并不一定体现在用于将相移反射Moir晶片分析同时施加到硅晶片的正面和背面并且比较或组合前侧和后侧高度图的方法和系统中。 这允许通过双面条纹获取过程确定晶片每侧的晶片表面高度,厚度变化图,表面纳米形貌,形状,平坦度和边缘图。 本发明还改进了晶片分析的动态范围以测量具有大弓形的晶片并将测量区域延伸到更接近晶片边缘。

    MEASURING THE SHAPE AND THICKNESS VARIATION OF A WAFER WITH HIGH SLOPES
    5.
    发明申请
    MEASURING THE SHAPE AND THICKNESS VARIATION OF A WAFER WITH HIGH SLOPES 审中-公开
    测量具有高坡度的波形的形状和厚度变化

    公开(公告)号:WO2009140533A2

    公开(公告)日:2009-11-19

    申请号:PCT/US2009/044007

    申请日:2009-05-14

    Abstract: In one embodiment, an interferometer system comprises two unequal path interferometers assembly to vary a wavelength of the collimated radiation beam, record interferograms formed by a plurality of surfaces, extract phases of each of the interferograms for each of the plurality of surfaces to produce multiple phase maps, determine each map from its corresponding interferogram, determine from each map local areas of interest with high slopes, tilt the wafer holder to allow measurement of the high slope areas of interest, and process measurement that covers the entire surface of an object including high slope areas.

    Abstract translation: 在一个实施例中,干涉仪系统包括两个不等径干涉仪组件,以改变准直辐射束的波长,记录由多个表面形成的干涉图,为每个多个表面提取每个干涉图的相位以产生多个相位 映射,从其相应的干涉图确定每个地图,从每个地图确定具有高斜率的感兴趣的局部区域,倾斜晶片保持器以允许测量感兴趣的高斜率区域,以及覆盖包括高度的对象的整个表面的处理测量 斜坡地区。

Patent Agency Ranking