利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

59 条记录 (耗时 0.013 秒)

    High linearity variable gain amplifier
    3.
    发明公开
    High linearity variable gain amplifier 审中-公开
    Verstärkermit variablerVerstärkungund hoherLinearität

    公开(公告)号：EP2278706A2

    公开(公告)日：2011-01-26

    申请号：EP10173281.6

    申请日：2003-08-13

    申请人： LINEAR TECHNOLOGY CORPORATION

    发明人： Seremeta, Dorin

    IPC分类号： H03F1/32 ,  H03F1/22 ,  H03G3/30 ,  H03G3/20 ,  H03F3/343

    CPC分类号： H03F3/45103 ,  H03F1/22 ,  H03F1/3211 ,  H03F1/34 ,  H03F3/211 ,  H03F3/3432 ,  H03F3/4508 ,  H03F3/45197 ,  H03F2203/45024 ,  H03F2203/45031 ,  H03F2203/45056 ,  H03F2203/45134 ,  H03F2203/45221 ,  H03F2203/45244 ,  H03F2203/45288 ,  H03F2203/45311 ,  H03F2203/45352 ,  H03F2203/45731 ,  H03G1/0088

    摘要： Variable gain amplifiers offering high frequency response with improved linearity and reduced power dissipation are provided. An amplifier is disclosed that is constructed from a one-stage topology with multiple signal paths and compensation networks for improved linearity and stable operation. In this amplifier, improved performance is obtained by replacing single transistor components with enhanced active devices which incorporate local negative feedback. One embodiment of the invention is a transconductance enhancement circuit that improves transconductance and input impedance relative to the prior art. A further development is an enhanced active cascode circuit that provides improved linearity. A high frequency bipolar transistor switch is also disclosed that incorporates lateral PNP transistors as high frequency switches with improved OFF-state to ON-state impedance ratio to realize a variable gain function. These circuits are combined in an amplifier circuit that provides variable gain and high frequency performance, with improved linearity, gain, and input impedance.

    摘要翻译： 提供了具有提高线性度和降低功耗的高频响应的可变增益放大器。 公开了一种放大器（300），其由具有多个信号路径和补偿网络的单级拓扑构成，用于改善线性度和稳定的操作。 在该放大器中，通过用增强的有源器件（311,312,313,314）替代单个晶体管元件（其包含局部负反馈）来获得改进的性能。 本发明的一个实施例是相对于现有技术改进跨导和输入阻抗的跨导增强电路。

    Combined current differencing and operational amplifier circuit
    6.
    发明公开
    Combined current differencing and operational amplifier circuit 失效
    Kombinierte Stromdifferenz- undOperationsverstärkerschaltung。

    公开(公告)号：EP0410536A2

    公开(公告)日：1991-01-30

    申请号：EP90202013.0

    申请日：1990-07-23

    申请人： PHILIPS ELECTRONICS UK LIMITED ,  Philips Electronics N.V.

    发明人： Moore, Paul Anthony, C/o Philips Research Lab. ,  Perry, Colin Leslie, C/o Philips Research Lab. ,  Voorman, Johannes Otto

    IPC分类号： H03F1/48 ,  H03F3/45

    CPC分类号： H03F1/48 ,  H03F3/3432 ,  H03F3/45071 ,  H03F3/45479

    摘要： A combined current difference and operational amplifier circuit suitable for use either as or in a filter embodied in an integrated receiver.
    The illustrated circuit (10) comprises inputs (I A and I B ) for oppositely phased current signals which are applied to a current mirroring circuit formed by first and second NPN transistors (Q1,Q2) whose bases are connected to a junction (20). Equal value resistors (R1,R2) are serially connected in the emitter circuits of the first and second transistors and the current inputs are applied to the free ends of the resistors (R1,R2). The base-collector path of a third NPN transistor (Q3) is connected between the free end of one of the resistors (R1) and said junction (20). A current difference signal (i b -i a ) derived from the free end of the other of the resistors and is applied to the virtual earth input of an operational amplifier formed by a common emitter stage (Q4) coupled to an emitter follower (Q5), the operational amplifier has a capacitive (C1) feedback between its output and virtual earth input so that the d.c. potential at said input has no effect on the d.c. operating point at which the output sits.
    In an alternative embodiment, resistive (Rf) feedback may be used instead of a capacitive feedback.
    An embodiment is disclosed which enables the input and output voltage swings to be increased without unduly degrading the bandwidth.

    摘要翻译： 组合的电流差和运算放大器电路适用于集成接收机中实现的滤波器或滤波器。 所示的电路（10）包括用于相反相位电流信号的输入（IA和IB），其被施加到由其基极连接到结（20）的第一和第二NPN晶体管（Q1，Q2）形成的电流镜像电路。 等电阻电阻（R1，R2）串联连接在第一和第二晶体管的发射极电路中，电流输入端施加到电阻（R1，R2）的自由端。 第三NPN晶体管（Q3）的基极集电极路径连接在电阻器（R1）中的一个的自由端和所述接合部（20）之间。 从另一个电阻器的自由端导出的电流差信号（ib-ia）被施加到由耦合到射极跟随器（Q5）的公共发射极级（Q4）形成的运算放大器的虚拟接地输入端， 运算放大器在其输出和虚拟接地输入之间具有电容（C1）反馈，使得直流 所述输入的电位对直流电压没有影响。 输出位置的工作点。 在替代实施例中，可以使用电阻（Rf）反馈来代替电容反馈。 公开了一种能够增加输入和输出电压摆幅而不过度地降低带宽的实施例。

    Noise immune current mirror circuit
    7.
    发明公开
    Noise immune current mirror circuit 失效
    GeräuschgeschützteStromspiegelschaltung。

    公开(公告)号：EP0366253A1

    公开(公告)日：1990-05-02

    申请号：EP89309331.0

    申请日：1989-09-14

    申请人： DELCO ELECTRONICS CORPORATION (a Delaware corp.)

    发明人： Gose, Mark W.

    IPC分类号： G05F3/26

    CPC分类号： H03F3/3432 ,  G05F1/467 ,  G05F3/265 ,  H03F1/302

    摘要： A conventional PNP transistor current mirror circuit (10) provides identical first and second reference currents (Ir) each containing the same noise component (which may be due to high frequency supply voltage Vs variations). An input current (Ii) is subtracted from the first reference current to provide a difference current (Id) containing the noise component in the first reference current. An NPN current mirror circuit (20) subtracts the difference current from the second reference current such that the noise component in the difference current cancels the noise component in the second reference current to provide an output current (Io) which is an identical "mirror image" of the input current and which is free of the cancelled noise component.

    摘要翻译： 常规PNP晶体管电流镜电路（10）提供相同的第一和第二参考电流（Ir），每个参考电流包含相同的噪声分量（这可能是由于高频电源电压Vs变化）。 从第一参考电流中减去输入电流（Ii）以提供包含第一参考电流中的噪声分量的差分电流（Id）。 NPN电流镜电路（20）从第二参考电流中减去差分电流，使得差电流中的噪声分量消除第二参考电流中的噪声分量，以提供作为相同“镜像”的输出电流（Io） “的输入电流，并且没有取消的噪声分量。

    DEVICE AND METHOD FOR CURRENT SENSING AND POWER SUPPLY MODULATOR USING THE SAME
    8.
    发明公开
    DEVICE AND METHOD FOR CURRENT SENSING AND POWER SUPPLY MODULATOR USING THE SAME 审中-公开

    公开(公告)号：EP3114761A4

    公开(公告)日：2017-11-22

    申请号：EP14884686

    申请日：2014-03-07

    申请人： NOKIA TECHNOLOGIES OY

    发明人： WANG ZHANCANG

    IPC分类号： H02M3/157 ,  H02M1/00 ,  H03F1/02 ,  H03F3/19 ,  H03F3/24 ,  H03F3/343

    CPC分类号： H03F1/0227 ,  H02M2001/0045 ,  H03F3/19 ,  H03F3/245 ,  H03F3/3432 ,  H03F2200/102 ,  H03F2200/432 ,  H03F2200/91

    摘要： Embodiments of the invention provide a current sensor. The current sensor comprises: a current sensing element having a first sensing terminal and a second sensing terminal, a first current mirror network CMN cell, a second CMN cell and a third CMN cell. The first CMN cell comprises: a first CMN that has a first high impedance terminal, a first low impedance terminal and a first output terminal, and a first local current mode feedback network LCMFN connected between the first output terminal and the first low impedance terminal. The first CMN cell is DC-coupled to the first sensing terminal of the current sensing element via the first high impedance terminal and operative to generate a first output signal according to the current sensed at the first sensing terminal. The second CMN cell comprises: a second CMN that has a second high impedance terminal, a second low impedance terminal and a second output terminal, and a second LCMFN connected between the second output terminal and the second low impedance terminal. The second CMN cell is DC-coupled to the second sensing terminal of the current sensing element via the second high impedance terminal and operative to generate a second output signal according to the current sensed at the second sensing terminal. The third CMN cell comprises: a third CMN that has a third high impedance terminal, a third low impedance terminal and a third output terminal, and a third LCMFN connected between the third output terminal and the third low impedance terminal. The third CMN cell receives the first output signal and the second output signal via the third high impedance terminal and the third low impedance terminal, respectively and is operative to generate a third output signal according to a combination of the first output signal and the second output signal.