-
公开(公告)号:US20190297015A1
公开(公告)日:2019-09-26
申请号:US16435328
申请日:2019-06-07
Applicant: Intel Corporation
Inventor: Pratik M. MAROLIA , Rajesh M. SANKARAN , Ashok RAJ , Nrupal JANI , Parthasarathy SARANGAM , Robert O. SHARP
IPC: H04L12/747 , G06F13/28 , H04L12/773 , G06F12/1081 , H04L12/861
Abstract: A network interface controller can be programmed to direct write received data to a memory buffer via either a host-to-device fabric or an accelerator fabric. For packets received that are to be written to a memory buffer associated with an accelerator device, the network interface controller can determine an address translation of a destination memory address of the received packet and determine whether to use a secondary head. If a translated address is available and a secondary head is to be used, a direct memory access (DMA) engine is used to copy a portion of the received packet via the accelerator fabric to a destination memory buffer associated with the address translation. Accordingly, copying a portion of the received packet through the host-to-device fabric and to a destination memory can be avoided and utilization of the host-to-device fabric can be reduced for accelerator bound traffic.
-
公开(公告)号:US20240314072A1
公开(公告)日:2024-09-19
申请号:US18417570
申请日:2024-01-19
Applicant: Intel Corporation
Inventor: Pratik M. MAROLIA , Rajesh M. SANKARAN , Ashok RAJ , Nrupal JANI , Parthasarathy SARANGAM , Robert O. SHARP
IPC: H04L45/74 , G06F12/1081 , G06F13/28 , H04L45/60 , H04L49/90
CPC classification number: H04L45/742 , G06F12/1081 , G06F13/28 , H04L45/60 , H04L49/9068
Abstract: A network interface controller can be programmed to direct write received data to a memory buffer via either a host-to-device fabric or an accelerator fabric. For packets received that are to be written to a memory buffer associated with an accelerator device, the network interface controller can determine an address translation of a destination memory address of the received packet and determine whether to use a secondary head. If a translated address is available and a secondary head is to be used, a direct memory access (DMA) engine is used to copy a portion of the received packet via the accelerator fabric to a destination memory buffer associated with the address translation. Accordingly, copying a portion of the received packet through the host-to-device fabric and to a destination memory can be avoided and utilization of the host-to-device fabric can be reduced for accelerator bound traffic.
-
公开(公告)号:US20230056330A1
公开(公告)日:2023-02-23
申请号:US17968713
申请日:2022-10-18
Applicant: Intel Corporation
Inventor: Sarig LIVNE , Nrupal JANI , Eli SHAPIRO , Parthasarathy SARANGAM , Neerav PARIKH
IPC: H04L47/11 , H04L49/9005
Abstract: Methods and apparatus for two-layer Alpha-based buffer management with dynamic RED. A two-layer hierarchical sharing scheme using alpha parameters is provided. A buffer is dynamically shared across upper-level entities, such as hosts, using one set of alpha parameters, then a dynamically-adjusted buffer portion allocated for an upper level entity is shared among its lower level entities (e.g., sub queues) using a separate set of low-level alpha parameters. The memory spaces for the upper- and lower-level entities may be dynamically redistributed. Determinations to drop and/or mark and ECN field of received packets are performed using Dynamic RED, which employs dynamic thresholds and associated dynamic probabilities.
-
4.
公开(公告)号:US20190114196A1
公开(公告)日:2019-04-18
申请号:US16211950
申请日:2018-12-06
Applicant: Intel Corporation
Inventor: Mitu AGGARWAL , Nrupal JANI , Manasi DEVAL , Kiran PATIL , Parthasarathy SARANGAM , Rajesh M. SANKARAN , Sanjay K. KUMAR , Utkarsh Y. KAKAIYA , Philip LANTZ , Kun TIAN
Abstract: Examples include a method of live migrating a virtual device by creating a virtual device in a virtual machine, creating first and second interfaces for the virtual device, transferring data over the first interface, detecting a disconnection of the virtual device from the virtual machine, switching data transfers for the virtual device from the first interface to the second interface, detecting a reconnection of the virtual device to the virtual machine, and switching data transfers for the virtual device from the second interface to the first interface.
-
5.
公开(公告)号:US20190107965A1
公开(公告)日:2019-04-11
申请号:US16211930
申请日:2018-12-06
Applicant: Intel Corporation
Inventor: Manasi DEVAL , Nrupal JANI , Parthasarathy SARANGAM , Mitu AGGARWAL , Kiran PATIL , Rajesh M. SANKARAN , Sanjay K. KUMAR , Utkarsh Y. KAKAIYA , Philip LANTZ , Kun TIAN
Abstract: Examples may include a method of protecting memory and I/O transactions. The method includes allocating memory for an application, assigning a resource of a physical device to the application, assigning a process address space identifier to the assigned resource, creating a security enclave to protect the allocated memory of the application, and associating the security enclave with the process address space identifier to protect the allocated memory and the assigned resource.
-
6.
公开(公告)号:US20220350714A1
公开(公告)日:2022-11-03
申请号:US17868596
申请日:2022-07-19
Applicant: Intel Corporation
Inventor: Nrupal JANI , Manasi DEVAL , Anjali Singhai JAIN , Parthasarathy SARANGAM , Mitu AGGARWAL , Neerav PARIKH , Alexander H. DUYCK , Kiran PATIL , Rajesh M. SANKARAN , Sanjay K. KUMAR , Utkarsh Y. KAKAIYA , Philip LANTZ , Kun TIAN
Abstract: Examples may include a method of instantiating a virtual machine, instantiating a virtual device to transmit data to and receive data from assigned resources of a shared physical device; and assigning the virtual device to the virtual machine, the virtual machine to transmit data to and receive data from the physical device via the virtual device.
-
公开(公告)号:US20210112003A1
公开(公告)日:2021-04-15
申请号:US17129756
申请日:2020-12-21
Applicant: Intel Corporation
Inventor: Pratik M. MAROLIA , Rajesh M. SANKARAN , Ashok RAJ , Nrupal JANI , Parthasarathy SARANGAM , Robert O. SHARP
IPC: H04L12/747 , G06F13/28 , H04L12/861 , G06F12/1081 , H04L12/773
Abstract: A network interface controller can be programmed to direct write received data to a memory buffer via either a host-to-device fabric or an accelerator fabric. For packets received that are to be written to a memory buffer associated with an accelerator device, the network interface controller can determine an address translation of a destination memory address of the received packet and determine whether to use a secondary head. If a translated address is available and a secondary head is to be used, a direct memory access (DMA) engine is used to copy a portion of the received packet via the accelerator fabric to a destination memory buffer associated with the address translation. Accordingly, copying a portion of the received packet through the host-to-device fabric and to a destination memory can be avoided and utilization of the host-to-device fabric can be reduced for accelerator bound traffic.
-
8.
公开(公告)号:US20190114283A1
公开(公告)日:2019-04-18
申请号:US16211924
申请日:2018-12-06
Applicant: Intel Corporation
Inventor: Manasi DEVAL , Nrupal JANI , Anjali SINGHAI , Parthasarathy SARANGAM , Mitu AGGARWAL , Neerav PARIKH , Kiran PATIL , Rajesh M. SANKARAN , Sanjay K. KUMAR , Utkarsh Y. KAKAIYA , Philip LANTZ , Kun TIAN
Abstract: Examples may include a computing platform having a host driver to get a packet descriptor of a received packet stored in a receive queue and to modify the packet descriptor from a first format to a second format. The computing platform also includes a guest virtual machine including a guest driver coupled to the host driver, the guest driver to receive the modified packet descriptor and to read a packet buffer stored in the receive queue using the modified packet descriptor, the packet buffer corresponding to the packet descriptor.
-
9.
公开(公告)号:US20190114195A1
公开(公告)日:2019-04-18
申请号:US16211941
申请日:2018-12-06
Applicant: Intel Corporation
Inventor: Nrupal JANI , Manasi DEVAL , Anjali SINGHAI , Parthasarathy SARANGAM , Mitu AGGARWAL , Neerav PARIKH , Alexander H. DUYCK , Kiran PATIL , Rajesh M. SANKARAN , Sanjay K. KUMAR , Utkarsh Y. KAKAIYA , Philip LANTZ , Kun TIAN
Abstract: Examples may include a method of instantiating a virtual machine, instantiating a virtual device to transmit data to and receive data from assigned resources of a shared physical device; and assigning the virtual device to the virtual machine, the virtual machine to transmit data to and receive data from the physical device via the virtual device.
-
10.
公开(公告)号:US20190114194A1
公开(公告)日:2019-04-18
申请号:US16211934
申请日:2018-12-06
Applicant: Intel Corporation
Inventor: Nrupal JANI , Manasi DEVAL , Anjali SINGHAI , Parthasarathy SARANGAM , Mitu AGGARWAL , Neerav PARIKH , Alexander H. DUYCK , Kiran PATIL , Rajesh M. SANKARAN , Sanjay K. KUMAR , Utkarsh Y. KAKAIYA , Philip LANTZ , Kun TIAN
IPC: G06F9/455
Abstract: Examples may include a method of instantiating a virtual machine; instantiating a virtual device to transmit data to and receive data from assigned resources of a shared physical device by receiving input data requesting assigned resources for the virtual device, allocating assigned resources to the virtual device based at least in part on the input data, and mapping a page location in an address space of the shared physical device for a selected one of the assigned resources to a page location in a memory-mapped input/output (MMIO) space of the virtual device; and assigning the virtual device to the virtual machine, the virtual machine to transmit data to and receive data from the physical device via the MMIO space of the virtual device.
-
-
-
-
-
-
-
-
-